summaryrefslogtreecommitdiffstats
path: root/Documentation/driver-api/pin-control.rst
diff options
context:
space:
mode:
authorRandy Dunlap <rdunlap@infradead.org>2023-01-29 15:10:46 -0800
committerJonathan Corbet <corbet@lwn.net>2023-02-02 11:05:16 -0700
commit7852fe3a092721794f92c4d04fb33184501a3c9a (patch)
tree93a74dd046406e3e177d5d43cf45229835208042 /Documentation/driver-api/pin-control.rst
parentdbeb56fe80e5574388ed9767788e8eb493589443 (diff)
downloadlinux-7852fe3a092721794f92c4d04fb33184501a3c9a.tar.gz
linux-7852fe3a092721794f92c4d04fb33184501a3c9a.tar.bz2
linux-7852fe3a092721794f92c4d04fb33184501a3c9a.zip
Documentation: driver-api: correct spelling
Correct spelling problems for Documentation/driver-api/ as reported by codespell. Signed-off-by: Randy Dunlap <rdunlap@infradead.org> Cc: Mauro Carvalho Chehab <mchehab@kernel.org> Cc: linux-media@vger.kernel.org Cc: Vishal Verma <vishal.l.verma@intel.com> Cc: Dave Jiang <dave.jiang@intel.com> Cc: nvdimm@lists.linux.dev Cc: Vinod Koul <vkoul@kernel.org> Cc: dmaengine@vger.kernel.org Cc: linux-raid@vger.kernel.org Cc: linux-usb@vger.kernel.org Acked-by: Dan Williams <dan.j.williams@intel.com> Acked-by: Song Liu <song@kernel.org> Acked-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org> Link: https://lore.kernel.org/r/20230129231053.20863-3-rdunlap@infradead.org Signed-off-by: Jonathan Corbet <corbet@lwn.net>
Diffstat (limited to 'Documentation/driver-api/pin-control.rst')
-rw-r--r--Documentation/driver-api/pin-control.rst2
1 files changed, 1 insertions, 1 deletions
diff --git a/Documentation/driver-api/pin-control.rst b/Documentation/driver-api/pin-control.rst
index 0022e930e93e..4070f330f60a 100644
--- a/Documentation/driver-api/pin-control.rst
+++ b/Documentation/driver-api/pin-control.rst
@@ -882,7 +882,7 @@ hardware and shall be put into different subsystems:
Depending on the exact HW register design, some functions exposed by the
GPIO subsystem may call into the pinctrl subsystem in order to
-co-ordinate register settings across HW modules. In particular, this may
+coordinate register settings across HW modules. In particular, this may
be needed for HW with separate GPIO and pin controller HW modules, where
e.g. GPIO direction is determined by a register in the pin controller HW
module rather than the GPIO HW module.