diff options
| author | Adam Buchbinder <adam.buchbinder@gmail.com> | 2016-02-25 09:53:55 -0800 |
|---|---|---|
| committer | Geert Uytterhoeven <geert@linux-m68k.org> | 2016-02-29 09:51:44 +0100 |
| commit | efbec135f11d6f14f40806935827c53d8889f59b (patch) | |
| tree | 81ed9f2ef5471504bf206bc14e844400255c0a25 /arch/m68k/include/asm/MC68EZ328.h | |
| parent | a95517992a37488c0bc8b629c47c570e580e407d (diff) | |
| download | linux-efbec135f11d6f14f40806935827c53d8889f59b.tar.gz linux-efbec135f11d6f14f40806935827c53d8889f59b.tar.bz2 linux-efbec135f11d6f14f40806935827c53d8889f59b.zip | |
m68k: Fix misspellings in comments.
Signed-off-by: Adam Buchbinder <adam.buchbinder@gmail.com>
Acked-by: Greg Ungerer <gerg@uclinux.org> [nommu, coldfire]
Signed-off-by: Geert Uytterhoeven <geert@linux-m68k.org>
Diffstat (limited to 'arch/m68k/include/asm/MC68EZ328.h')
| -rw-r--r-- | arch/m68k/include/asm/MC68EZ328.h | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/arch/m68k/include/asm/MC68EZ328.h b/arch/m68k/include/asm/MC68EZ328.h index d1bde58ab0dd..fedac87c5d13 100644 --- a/arch/m68k/include/asm/MC68EZ328.h +++ b/arch/m68k/include/asm/MC68EZ328.h @@ -631,7 +631,7 @@ /********** * - * 0xFFFFF8xx -- Serial Periferial Interface Master (SPIM) + * 0xFFFFF8xx -- Serial Peripheral Interface Master (SPIM) * **********/ @@ -712,7 +712,7 @@ #define UBAUD_PRESCALER_MASK 0x003f /* Actual divisor is 65 - PRESCALER */ #define UBAUD_PRESCALER_SHIFT 0 -#define UBAUD_DIVIDE_MASK 0x0700 /* Baud Rate freq. divizor */ +#define UBAUD_DIVIDE_MASK 0x0700 /* Baud Rate freq. divisor */ #define UBAUD_DIVIDE_SHIFT 8 #define UBAUD_BAUD_SRC 0x0800 /* Baud Rate Source */ #define UBAUD_UCLKDIR 0x2000 /* UCLK Direction */ @@ -1160,7 +1160,7 @@ typedef volatile struct { #define DRAMMC_COL10 0x0080 /* Col address bit for MD10 PA11/PA0 */ #define DRAMMC_COL9 0x0040 /* Col address bit for MD9 PA10/PA0 */ #define DRAMMC_COL8 0x0020 /* Col address bit for MD8 PA9/PA0 */ -#define DRAMMC_REF_MASK 0x001f /* Reresh Cycle */ +#define DRAMMC_REF_MASK 0x001f /* Refresh Cycle */ #define DRAMMC_REF_SHIFT 0 /* |