summaryrefslogtreecommitdiffstats
path: root/arch/m68k/include/asm/m5206sim.h
diff options
context:
space:
mode:
authorGreg Ungerer <gerg@uclinux.org>2012-08-17 16:20:23 +1000
committerGreg Ungerer <gerg@uclinux.org>2012-09-27 23:33:49 +1000
commita45f56b272e59527e41d7fbfc9b49dac9b90644c (patch)
tree983e373584e5ff6bc0e0873394b763d7041e01ba /arch/m68k/include/asm/m5206sim.h
parent660b73e356a63d67231aab49d23e83b1a5a9ec87 (diff)
downloadlinux-a45f56b272e59527e41d7fbfc9b49dac9b90644c.tar.gz
linux-a45f56b272e59527e41d7fbfc9b49dac9b90644c.tar.bz2
linux-a45f56b272e59527e41d7fbfc9b49dac9b90644c.zip
m68knommu: make ColdFire Pin Assignment register definitions absolute addresses
Make all definitions of the ColdFire Pin Assignment registers absolute addresses. Currently some are relative to the MBAR peripheral region. The various ColdFire parts use different methods to address the internal registers, some are absolute, some are relative to peripheral regions which can be mapped at different address ranges (such as the MBAR and IPSBAR registers). We don't want to deal with this in the code when we are accessing these registers, so make all register definitions the absolute address - factoring out whether it is an offset into a peripheral region. This makes them all consistently defined, and reduces the occasional bugs caused by inconsistent definition of the register addresses. Signed-off-by: Greg Ungerer <gerg@uclinux.org>
Diffstat (limited to 'arch/m68k/include/asm/m5206sim.h')
-rw-r--r--arch/m68k/include/asm/m5206sim.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/arch/m68k/include/asm/m5206sim.h b/arch/m68k/include/asm/m5206sim.h
index 02a91f489cbf..c78ff10c0153 100644
--- a/arch/m68k/include/asm/m5206sim.h
+++ b/arch/m68k/include/asm/m5206sim.h
@@ -85,9 +85,9 @@
#define MCFSIM_DMCR 0xc6 /* Default control */
#ifdef CONFIG_M5206e
-#define MCFSIM_PAR 0xca /* Pin Assignment reg (r/w) */
+#define MCFSIM_PAR (MCF_MBAR + 0xca) /* Pin Assignment */
#else
-#define MCFSIM_PAR 0xcb /* Pin Assignment reg (r/w) */
+#define MCFSIM_PAR (MCF_MBAR + 0xcb) /* Pin Assignment */
#endif
#define MCFTIMER_BASE1 (MCF_MBAR + 0x100) /* Base of TIMER1 */