summaryrefslogtreecommitdiffstats
path: root/arch/mips/kernel/genex.S
diff options
context:
space:
mode:
authorHuacai Chen <chenhc@lemote.com>2017-03-16 21:00:25 +0800
committerRalf Baechle <ralf@linux-mips.org>2017-03-21 21:51:26 +0100
commit033cffeedbd11c140952b98e8639bf652091a17d (patch)
treedd38431c145b06f0dc5b00eeb83fa04e490c43d2 /arch/mips/kernel/genex.S
parent6ef90877eee63a0d03e83183bb44b64229b624e6 (diff)
downloadlinux-033cffeedbd11c140952b98e8639bf652091a17d.tar.gz
linux-033cffeedbd11c140952b98e8639bf652091a17d.tar.bz2
linux-033cffeedbd11c140952b98e8639bf652091a17d.zip
MIPS: Add MIPS_CPU_FTLB for Loongson-3A R2
Loongson-3A R2 and newer CPU have FTLB, but Config0.MT is 1, so add MIPS_CPU_FTLB to the CPU options. Signed-off-by: Huacai Chen <chenhc@lemote.com> Cc: John Crispin <john@phrozen.org> Cc: Steven J . Hill <Steven.Hill@caviumnetworks.com> Cc: Fuxin Zhang <zhangfx@lemote.com> Cc: Zhangjin Wu <wuzhangjin@gmail.com> Cc: linux-mips@linux-mips.org Cc: stable@vger.kernel.org Patchwork: https://patchwork.linux-mips.org/patch/15752/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/kernel/genex.S')
0 files changed, 0 insertions, 0 deletions