summaryrefslogtreecommitdiffstats
path: root/arch/riscv/errata
diff options
context:
space:
mode:
authorAndrew Jones <ajones@ventanamicro.com>2023-02-09 13:36:36 +0100
committerPalmer Dabbelt <palmer@rivosinc.com>2023-02-21 17:21:27 -0800
commitdac8bf14bb49aecd1de99ebb5498fa03152f2d40 (patch)
treea419271d1ad321837509f53a81691d122830509a /arch/riscv/errata
parent1eac28201ac0725192f5ced34192d281a06692e5 (diff)
downloadlinux-dac8bf14bb49aecd1de99ebb5498fa03152f2d40.tar.gz
linux-dac8bf14bb49aecd1de99ebb5498fa03152f2d40.tar.bz2
linux-dac8bf14bb49aecd1de99ebb5498fa03152f2d40.zip
riscv: hwcap: Don't alphabetize ISA extension IDs
While the comment above the ISA extension ID definitions says "Entries are sorted alphabetically.", this stopped being good advice with commit d8a3d8a75206 ("riscv: hwcap: make ISA extension ids can be used in asm"), as we now use macros instead of enums. Reshuffling defines is error-prone, so, since they don't need to be in any particular order, change the advice to just adding new extensions at the bottom. Also, take the opportunity to change spaces to tabs, merge three comments into one, and move the base and max defines into more logical locations wrt the ID definitions. Signed-off-by: Andrew Jones <ajones@ventanamicro.com> Reviewed-by: Conor Dooley <conor.dooley@microchip.com> Link: https://lore.kernel.org/r/20230209123636.123537-1-ajones@ventanamicro.com Cc: stable@vger.kernel.org Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
Diffstat (limited to 'arch/riscv/errata')
0 files changed, 0 insertions, 0 deletions