diff options
author | Jerome Brunet <jbrunet@baylibre.com> | 2018-08-01 16:00:50 +0200 |
---|---|---|
committer | Jerome Brunet <jbrunet@baylibre.com> | 2018-09-26 12:00:28 +0200 |
commit | e40c7e3cda07099a92ea68d022f3304c14f9659f (patch) | |
tree | 1d1405f53c13cd285e30953d8880a59a1bc5cae7 /drivers/clk/meson/clkc.h | |
parent | 5b394b2ddf0347bef56e50c69a58773c94343ff3 (diff) | |
download | linux-e40c7e3cda07099a92ea68d022f3304c14f9659f.tar.gz linux-e40c7e3cda07099a92ea68d022f3304c14f9659f.tar.bz2 linux-e40c7e3cda07099a92ea68d022f3304c14f9659f.zip |
clk: meson: clk-pll: add enable bit
Add the enable the bit of the pll clocks.
These pll clocks may be disabled but we can't model this as an external
gate since the pll needs to lock when enabled.
Adding this bit allows to drop the poke of the first register of PLL.
This will be useful to model the different components of the pll using
generic clocks elements
Acked-by: Neil Armstrong <narmstrong@baylibre.com>
Reviewed-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Tested-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
Diffstat (limited to 'drivers/clk/meson/clkc.h')
-rw-r--r-- | drivers/clk/meson/clkc.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/clk/meson/clkc.h b/drivers/clk/meson/clkc.h index 24cec16b6038..c2ee37a78ceb 100644 --- a/drivers/clk/meson/clkc.h +++ b/drivers/clk/meson/clkc.h @@ -63,6 +63,7 @@ struct pll_rate_table { #define CLK_MESON_PLL_ROUND_CLOSEST BIT(0) struct meson_clk_pll_data { + struct parm en; struct parm m; struct parm n; struct parm frac; |