diff options
author | Alan Tull <atull@opensource.altera.com> | 2016-11-01 14:14:30 -0500 |
---|---|---|
committer | Greg Kroah-Hartman <gregkh@linuxfoundation.org> | 2016-11-10 17:03:36 +0100 |
commit | e5f8efa5c8bf86c1fa698551d54db8f6aee221fd (patch) | |
tree | 8be983f965df4d7f28d05285b8d8ee57041a8dee /drivers/fpga/Makefile | |
parent | 0fa20cdfcc1f68847cdfc47824476301eedc8297 (diff) | |
download | linux-e5f8efa5c8bf86c1fa698551d54db8f6aee221fd.tar.gz linux-e5f8efa5c8bf86c1fa698551d54db8f6aee221fd.tar.bz2 linux-e5f8efa5c8bf86c1fa698551d54db8f6aee221fd.zip |
ARM: socfpga: fpga bridge driver support
Supports Altera SOCFPGA bridges:
* fpga2sdram
* fpga2hps
* hps2fpga
* lwhps2fpga
Allows enabling/disabling the bridges through the FPGA
Bridge Framework API functions.
The fpga2sdram driver only supports enabling and disabling
of the ports that been configured early on. This is due to
a hardware limitation where the read, write, and command
ports on the fpga2sdram bridge can only be reconfigured
while there are no transactions to the sdram, i.e. when
running out of OCRAM before the kernel boots.
Device tree property 'init-val' configures the driver to
enable or disable the bridge during probe. If the property
does not exist, the driver will leave the bridge in its
current state.
Signed-off-by: Alan Tull <atull@opensource.altera.com>
Signed-off-by: Matthew Gerlach <mgerlach@altera.com>
Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Diffstat (limited to 'drivers/fpga/Makefile')
-rw-r--r-- | drivers/fpga/Makefile | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/fpga/Makefile b/drivers/fpga/Makefile index 8d746c342533..e658436f2c75 100644 --- a/drivers/fpga/Makefile +++ b/drivers/fpga/Makefile @@ -11,6 +11,7 @@ obj-$(CONFIG_FPGA_MGR_ZYNQ_FPGA) += zynq-fpga.o # FPGA Bridge Drivers obj-$(CONFIG_FPGA_BRIDGE) += fpga-bridge.o +obj-$(CONFIG_SOCFPGA_FPGA_BRIDGE) += altera-hps2fpga.o altera-fpga2sdram.o # High Level Interfaces obj-$(CONFIG_FPGA_REGION) += fpga-region.o |