diff options
| author | Jouni Högander <jouni.hogander@intel.com> | 2022-11-02 19:45:44 +0200 |
|---|---|---|
| committer | José Roberto de Souza <jose.souza@intel.com> | 2022-11-03 06:22:22 -0700 |
| commit | f46e3f5ffc0fff6224a27117126008b2f4d94eba (patch) | |
| tree | 9236aa0618eed92436a01fc8af4f450dc8ece463 /drivers/gpu/drm/i915/display/intel_psr.c | |
| parent | b9a2b0944cf77aadbeb82b05c3d1faa472d83778 (diff) | |
| download | linux-f46e3f5ffc0fff6224a27117126008b2f4d94eba.tar.gz linux-f46e3f5ffc0fff6224a27117126008b2f4d94eba.tar.bz2 linux-f46e3f5ffc0fff6224a27117126008b2f4d94eba.zip | |
drm/i915/psr: Remove inappropriate DSC slice alignment warning
Selective update area is now aligned with DSC slice height when
DSC is enabled. Remove inappropriate warning about missing DSC
alignment.
Cc: José Roberto de Souza <jose.souza@intel.com>
Cc: Mika Kahola <mika.kahola@intel.com>
Fixes: 47d4ae2192cb ("drm/i915/mtl: Extend PSR support")
Closes: https://gitlab.freedesktop.org/drm/intel/-/issues/7212
Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
Signed-off-by: Anshuman Gupta <anshuman.gupta@intel.com>
Reviewed-by: Mika Kahola <mika.kahola@intel.com>
Reviewed-by: José Roberto de Souza <jose.souza@intel.com>
Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20221102174544.2288205-3-jouni.hogander@intel.com
Diffstat (limited to 'drivers/gpu/drm/i915/display/intel_psr.c')
| -rw-r--r-- | drivers/gpu/drm/i915/display/intel_psr.c | 3 |
1 files changed, 0 insertions, 3 deletions
diff --git a/drivers/gpu/drm/i915/display/intel_psr.c b/drivers/gpu/drm/i915/display/intel_psr.c index 57575b5c6d48..a75b37851504 100644 --- a/drivers/gpu/drm/i915/display/intel_psr.c +++ b/drivers/gpu/drm/i915/display/intel_psr.c @@ -1684,9 +1684,6 @@ static void intel_psr2_sel_fetch_pipe_alignment(const struct intel_crtc_state *c pipe_clip->y1 -= pipe_clip->y1 % y_alignment; if (pipe_clip->y2 % y_alignment) pipe_clip->y2 = ((pipe_clip->y2 / y_alignment) + 1) * y_alignment; - - if (IS_ALDERLAKE_P(dev_priv) && crtc_state->dsc.compression_enable) - drm_warn(&dev_priv->drm, "Missing PSR2 sel fetch alignment with DSC\n"); } /* |