diff options
| author | Sakari Ailus <sakari.ailus@linux.intel.com> | 2020-07-07 10:08:01 +0200 |
|---|---|---|
| committer | Mauro Carvalho Chehab <mchehab+huawei@kernel.org> | 2020-12-07 15:49:01 +0100 |
| commit | fe52ece8d2e26bd4d38e2c99a7cd13d944c1ee98 (patch) | |
| tree | 2e53bbb49e28841693b20defa2bd79dc06cefed7 /drivers/media | |
| parent | cab27256e8b3a6529faab9fc00e40fcf60b16590 (diff) | |
| download | linux-fe52ece8d2e26bd4d38e2c99a7cd13d944c1ee98.tar.gz linux-fe52ece8d2e26bd4d38e2c99a7cd13d944c1ee98.tar.bz2 linux-fe52ece8d2e26bd4d38e2c99a7cd13d944c1ee98.zip | |
media: ccs-pll: Fix condition for pre-PLL divider lower bound
The lower bound of the pre-PLL divider was calculated based on OP SYS
clock frequency which is also affected by the OP SYS clock divider. This
is wrong. The right clock frequency is that of the PLL output clock.
Signed-off-by: Sakari Ailus <sakari.ailus@linux.intel.com>
Signed-off-by: Mauro Carvalho Chehab <mchehab+huawei@kernel.org>
Diffstat (limited to 'drivers/media')
| -rw-r--r-- | drivers/media/i2c/ccs-pll.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/media/i2c/ccs-pll.c b/drivers/media/i2c/ccs-pll.c index 584be36f8c66..b45e6b30c528 100644 --- a/drivers/media/i2c/ccs-pll.c +++ b/drivers/media/i2c/ccs-pll.c @@ -459,7 +459,7 @@ int ccs_pll_calculate(struct device *dev, const struct ccs_pll_limits *lim, max_t(uint16_t, min_op_pre_pll_clk_div, clk_div_even_up( DIV_ROUND_UP(mul * pll->ext_clk_freq_hz, - op_lim_bk->max_sys_clk_freq_hz))); + op_lim_fr->max_pll_op_clk_freq_hz))); dev_dbg(dev, "pll_op check: min / max op_pre_pll_clk_div: %u / %u\n", min_op_pre_pll_clk_div, max_op_pre_pll_clk_div); |