summaryrefslogtreecommitdiffstats
path: root/drivers/pinctrl/renesas/pfc-sh7734.c
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@linux-foundation.org>2024-09-07 11:29:13 -0700
committerLinus Torvalds <torvalds@linux-foundation.org>2024-09-07 11:29:13 -0700
commitd1f2d51b711a3b7f1ae1b46701c769c1d580fa7f (patch)
treeaa4903ef4d5834e2855f8b191c6880b3d5a22bca /drivers/pinctrl/renesas/pfc-sh7734.c
parent37d4cc69876f6ed981b54b07f0d07fc4d4bd9f13 (diff)
parent71c03a8cb213d267853e0d9f520c972480960544 (diff)
downloadlinux-d1f2d51b711a3b7f1ae1b46701c769c1d580fa7f.tar.gz
linux-d1f2d51b711a3b7f1ae1b46701c769c1d580fa7f.tar.bz2
linux-d1f2d51b711a3b7f1ae1b46701c769c1d580fa7f.zip
Merge tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux
Pull clk fixes from Stephen Boyd: "A pile of Qualcomm clk driver fixes with two main themes: the alpha PLL driver and shared RCGs, and one fix for the Starfive JH7110 SoC. - The Alpha PLL clk_ops had multiple problems around setting rates. There are a handful of patches here that fix masks and skip enabling the clk from set_rate() when the PLL is disabled. The PLLs are crucial to operation of the system as almost all frequencies in the system are derived from them. - Parking shared RCGs at a slow always on clk at registration time breaks stuff. USB host mode can't handle such a slow frequency and the serial console gets all garbled when the UART clk is handed over to the kernel. There's a few patches that don't use the shared clk_ops for the UART clks and another one to skip parking the USB clk at registration time. - The Starfive PLL driver used for the CPU was busted causing cpufreq to fail because the clk didn't change to a safe parent during set_rate(). The fix is to register a notifier and switch to a safe parent so the PLL can change rate in a glitch free manner" * tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux: clk: qcom: gcc-sc8280xp: don't use parking clk_ops for QUPs clk: starfive: jh7110-sys: Add notifier for PLL0 clock clk: qcom: gcc-sm8650: Don't use shared clk_ops for QUPs clk: qcom: gcc-sm8550: Don't park the USB RCG at registration time clk: qcom: gcc-sm8550: Don't use parking clk_ops for QUPs clk: qcom: gcc-x1e80100: Don't use parking clk_ops for QUPs clk: qcom: ipq9574: Update the alpha PLL type for GPLLs clk: qcom: gcc-x1e80100: Fix USB 0 and 1 PHY GDSC pwrsts flags clk: qcom: clk-alpha-pll: Update set_rate for Zonda PLL clk: qcom: clk-alpha-pll: Fix zonda set_rate failure when PLL is disabled clk: qcom: clk-alpha-pll: Fix the trion pll postdiv set rate API clk: qcom: clk-alpha-pll: Fix the pll post div mask
Diffstat (limited to 'drivers/pinctrl/renesas/pfc-sh7734.c')
0 files changed, 0 insertions, 0 deletions