diff options
author | Cong Dang <cong.dang.xn@renesas.com> | 2024-01-26 11:44:11 +0100 |
---|---|---|
committer | Geert Uytterhoeven <geert+renesas@glider.be> | 2024-02-20 11:43:49 +0100 |
commit | 1604b9788ee334e3aa2b0aa465d39d41878ad2c9 (patch) | |
tree | f661b33942ac2a97d8c715ecbe4e9ee3b55af7ff /drivers/pinctrl/renesas | |
parent | 2acf13cec939c084c70a2b7e99af2f5554ca3f17 (diff) | |
download | linux-1604b9788ee334e3aa2b0aa465d39d41878ad2c9.tar.gz linux-1604b9788ee334e3aa2b0aa465d39d41878ad2c9.tar.bz2 linux-1604b9788ee334e3aa2b0aa465d39d41878ad2c9.zip |
pinctrl: renesas: r8a779h0: Add PCIe pins, groups, functions
Add pins, groups and functions for the PCIe Controller on the Renesas
R-Car V4M (R8A779H0) SoC.
Signed-off-by: Cong Dang <cong.dang.xn@renesas.com>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/d32909f5197fa2df0ca6bd6e5fda7cae8863101e.1706264667.git.geert+renesas@glider.be
Diffstat (limited to 'drivers/pinctrl/renesas')
-rw-r--r-- | drivers/pinctrl/renesas/pfc-r8a779h0.c | 18 |
1 files changed, 18 insertions, 0 deletions
diff --git a/drivers/pinctrl/renesas/pfc-r8a779h0.c b/drivers/pinctrl/renesas/pfc-r8a779h0.c index 135628771807..715fb81a798d 100644 --- a/drivers/pinctrl/renesas/pfc-r8a779h0.c +++ b/drivers/pinctrl/renesas/pfc-r8a779h0.c @@ -1951,6 +1951,16 @@ static const unsigned int msiof5_rxd_mux[] = { MSIOF5_RXD_MARK, }; +/* - PCIE ------------------------------------------------------------------- */ +static const unsigned int pcie0_clkreq_n_pins[] = { + /* PCIE0_CLKREQ_N */ + RCAR_GP_PIN(4, 21), +}; + +static const unsigned int pcie0_clkreq_n_mux[] = { + PCIE0_CLKREQ_N_MARK, +}; + /* - PWM0_A ------------------------------------------------------------------- */ static const unsigned int pwm0_a_pins[] = { /* PWM0_A */ @@ -2421,6 +2431,8 @@ static const struct sh_pfc_pin_group pinmux_groups[] = { SH_PFC_PIN_GROUP(msiof5_txd), SH_PFC_PIN_GROUP(msiof5_rxd), + SH_PFC_PIN_GROUP(pcie0_clkreq_n), + SH_PFC_PIN_GROUP(pwm0_a), SH_PFC_PIN_GROUP(pwm0_b), SH_PFC_PIN_GROUP(pwm1_a), @@ -2638,6 +2650,10 @@ static const char * const msiof5_groups[] = { "msiof5_rxd", }; +static const char * const pcie_groups[] = { + "pcie0_clkreq_n", +}; + static const char * const pwm0_groups[] = { "pwm0_a", "pwm0_b", @@ -2756,6 +2772,8 @@ static const struct sh_pfc_function pinmux_functions[] = { SH_PFC_FUNCTION(msiof4), SH_PFC_FUNCTION(msiof5), + SH_PFC_FUNCTION(pcie), + SH_PFC_FUNCTION(pwm0), SH_PFC_FUNCTION(pwm1), SH_PFC_FUNCTION(pwm2), |