diff options
author | Matt Atwood <matthew.s.atwood@intel.com> | 2018-07-23 14:27:34 -0700 |
---|---|---|
committer | Manasi Navare <manasi.d.navare@intel.com> | 2018-08-14 16:46:18 -0700 |
commit | 0aeb35ea0e1a4eb01d401b85b541181c796d5c86 (patch) | |
tree | b9848512633dc33050dae11ee70f34e3068a934b /include/drm | |
parent | 638e9af16b95f6fe0141821d06360039c53ba84d (diff) | |
download | linux-0aeb35ea0e1a4eb01d401b85b541181c796d5c86.tar.gz linux-0aeb35ea0e1a4eb01d401b85b541181c796d5c86.tar.bz2 linux-0aeb35ea0e1a4eb01d401b85b541181c796d5c86.zip |
drm/dp: add extended receiver capability field present bit
This bit was added to DP Training Aux RD interval with DP 1.3. Via
descriptiion of the spec this field indicates the panels true
capabilities are described in DPCD address space 02200h through 022FFh.
v2: version comment update
v3: version comment correction, commit message update
v4: white space correction
Signed-off-by: Matt Atwood <matthew.s.atwood@intel.com>
Reviewed-by: Manasi Navare <manasi.d.navare@intel.com>
[manasi: fixup whitespace per Rodrigo's comment]
Signed-off-by: Manasi Navare <manasi.d.navare@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20180723212735.23893-1-matthew.s.atwood@intel.com
Diffstat (limited to 'include/drm')
-rw-r--r-- | include/drm/drm_dp_helper.h | 5 |
1 files changed, 3 insertions, 2 deletions
diff --git a/include/drm/drm_dp_helper.h b/include/drm/drm_dp_helper.h index 05cc31b5db16..698082a02b97 100644 --- a/include/drm/drm_dp_helper.h +++ b/include/drm/drm_dp_helper.h @@ -123,8 +123,9 @@ # define DP_FRAMING_CHANGE_CAP (1 << 1) # define DP_DPCD_DISPLAY_CONTROL_CAPABLE (1 << 3) /* edp v1.2 or higher */ -#define DP_TRAINING_AUX_RD_INTERVAL 0x00e /* XXX 1.2? */ -# define DP_TRAINING_AUX_RD_MASK 0x7F /* XXX 1.2? */ +#define DP_TRAINING_AUX_RD_INTERVAL 0x00e /* XXX 1.2? */ +# define DP_TRAINING_AUX_RD_MASK 0x7F /* DP 1.3 */ +# define DP_EXTENDED_RECEIVER_CAP_FIELD_PRESENT (1 << 7) /* DP 1.3 */ #define DP_ADAPTER_CAP 0x00f /* 1.2 */ # define DP_FORCE_LOAD_SENSE_CAP (1 << 0) |