summaryrefslogtreecommitdiffstats
path: root/include/drm
diff options
context:
space:
mode:
authorMarc Zyngier <maz@kernel.org>2022-07-20 18:51:21 +0800
committerMarc Zyngier <maz@kernel.org>2022-07-20 12:05:17 +0100
commit7327b16f5f56741960e11ae4d7ef0ffdff5fd252 (patch)
tree169d526622918c08704acd2d0275db446b8bbaa6 /include/drm
parentaf6a1cfa6859dab4a843ea07f1c2f04938f1715b (diff)
downloadlinux-7327b16f5f56741960e11ae4d7ef0ffdff5fd252.tar.gz
linux-7327b16f5f56741960e11ae4d7ef0ffdff5fd252.tar.bz2
linux-7327b16f5f56741960e11ae4d7ef0ffdff5fd252.zip
APCI: irq: Add support for multiple GSI domains
In an unfortunate departure from the ACPI spec, the LoongArch architecture split its GSI space across multiple interrupt controllers. In order to be able to reuse the core code and prevent architectures from reinventing an already square wheel, offer the arch code the ability to register a dispatcher function that will return the domain fwnode for a given GSI. The ARM GIC drivers are updated to support this (with a single domain, as intended). Signed-off-by: Marc Zyngier <maz@kernel.org> Cc: Hanjun Guo <guohanjun@huawei.com> Cc: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> Signed-off-by: Jianmin Lv <lvjianmin@loongson.cn> Tested-by: Hanjun Guo <guohanjun@huawei.com> Reviewed-by: Hanjun Guo <guohanjun@huawei.com> Link: https://lore.kernel.org/r/1658314292-35346-3-git-send-email-lvjianmin@loongson.cn
Diffstat (limited to 'include/drm')
0 files changed, 0 insertions, 0 deletions