summaryrefslogtreecommitdiffstats
path: root/include/dt-bindings/reset/starfive,jh7110-crg.h
diff options
context:
space:
mode:
authorXingyu Wu <xingyu.wu@starfivetech.com>2023-07-13 19:38:58 +0800
committerConor Dooley <conor.dooley@microchip.com>2023-07-19 18:08:00 +0100
commita097a5ec14dff59568b1e6c8bd8cc37a21d8811f (patch)
treeefb36e0ae95e319985148b93dac7c3d888e8c30a /include/dt-bindings/reset/starfive,jh7110-crg.h
parent9b3938c0b81e79e1c0e1a3e95be3e12efd8c771b (diff)
downloadlinux-a097a5ec14dff59568b1e6c8bd8cc37a21d8811f.tar.gz
linux-a097a5ec14dff59568b1e6c8bd8cc37a21d8811f.tar.bz2
linux-a097a5ec14dff59568b1e6c8bd8cc37a21d8811f.zip
dt-bindings: clock: Add StarFive JH7110 Video-Output clock and reset generator
Add bindings for the Video-Output clock and reset generator (VOUTCRG) on the JH7110 RISC-V SoC by StarFive Ltd. Acked-by: Palmer Dabbelt <palmer@rivosinc.com> Reviewed-by: Emil Renner Berthing <emil.renner.berthing@canonical.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Diffstat (limited to 'include/dt-bindings/reset/starfive,jh7110-crg.h')
-rw-r--r--include/dt-bindings/reset/starfive,jh7110-crg.h16
1 files changed, 16 insertions, 0 deletions
diff --git a/include/dt-bindings/reset/starfive,jh7110-crg.h b/include/dt-bindings/reset/starfive,jh7110-crg.h
index 2c5d9dcefffa..eaf4a0d84f6a 100644
--- a/include/dt-bindings/reset/starfive,jh7110-crg.h
+++ b/include/dt-bindings/reset/starfive,jh7110-crg.h
@@ -195,4 +195,20 @@
#define JH7110_ISPRST_END 12
+/* VOUTCRG resets */
+#define JH7110_VOUTRST_DC8200_AXI 0
+#define JH7110_VOUTRST_DC8200_AHB 1
+#define JH7110_VOUTRST_DC8200_CORE 2
+#define JH7110_VOUTRST_DSITX_DPI 3
+#define JH7110_VOUTRST_DSITX_APB 4
+#define JH7110_VOUTRST_DSITX_RXESC 5
+#define JH7110_VOUTRST_DSITX_SYS 6
+#define JH7110_VOUTRST_DSITX_TXBYTEHS 7
+#define JH7110_VOUTRST_DSITX_TXESC 8
+#define JH7110_VOUTRST_HDMI_TX_HDMI 9
+#define JH7110_VOUTRST_MIPITX_DPHY_SYS 10
+#define JH7110_VOUTRST_MIPITX_DPHY_TXBYTEHS 11
+
+#define JH7110_VOUTRST_END 12
+
#endif /* __DT_BINDINGS_RESET_STARFIVE_JH7110_CRG_H__ */