summaryrefslogtreecommitdiffstats
path: root/include/dt-bindings/soc
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@linux-foundation.org>2018-03-20 17:44:27 -0700
committerLinus Torvalds <torvalds@linux-foundation.org>2018-03-20 17:44:27 -0700
commit3215b9d57a2c75c4305a3956ca303d7004485200 (patch)
treeb388062ccd2c935d268d508f49939ecd9c5ef54a /include/dt-bindings/soc
parent303851e14a8f6d299708ca706bd3bc4846741258 (diff)
parent7997f3b2df751aab0b8e60149b226a32966c41ac (diff)
downloadlinux-3215b9d57a2c75c4305a3956ca303d7004485200.tar.gz
linux-3215b9d57a2c75c4305a3956ca303d7004485200.tar.bz2
linux-3215b9d57a2c75c4305a3956ca303d7004485200.zip
Merge tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux
Pull clk fixes from Stephen Boyd: "A late collection of fixes for regressions seen this release cycle. Normally I send this earlier than now but real life got in the way. Things are back to normal now. There's the normal set of SoC driver fixes: i.MX boot warning, TI display clks, allwinner clk ops being wrong (fun), driver probe badness on error paths, correctness fix for the new aspeed driver, and even a fix for a race condition in the bcm2835 clk driver. At the core framework level we also got some fixes for the clk phase API caching at the wrong time, better handling of the enabled state of orphan clks, and a fix for a newly introduced bug in how we handle rate calculations for pass-through clks" * tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux: clk: bcm2835: Protect sections updating shared registers clk: bcm2835: Fix ana->maskX definitions clk: aspeed: Prevent reset if clock is enabled clk: aspeed: Fix is_enabled for certain clocks clk: qcom: msm8916: Fix return value check in qcom_apcs_msm8916_clk_probe() clk: hisilicon: hi3660:Fix potential NULL dereference in hi3660_stub_clk_probe() clk: fix determine rate error with pass-through clock clk: migrate the count of orphaned clocks at init clk: update cached phase to respect the fact when setting phase clk: ti: am43xx: add set-rate-parent support for display clkctrl clock clk: ti: am33xx: add set-rate-parent support for display clkctrl clock clk: ti: clkctrl: add support for CLK_SET_RATE_PARENT flag clk: imx51-imx53: Fix UART4/5 registration on i.MX50 and i.MX53 clk: sunxi-ng: a31: Fix CLK_OUT_* clock ops
Diffstat (limited to 'include/dt-bindings/soc')
0 files changed, 0 insertions, 0 deletions