diff options
author | Christian Lamparter <chunkeey@gmail.com> | 2018-11-17 17:17:20 +0100 |
---|---|---|
committer | Vinod Koul <vkoul@kernel.org> | 2018-11-24 20:07:22 +0530 |
commit | 538098281ce884a51d2aa4ab445056a41741c6ad (patch) | |
tree | b08bce2594dbfc9fb733977468783e103474780b /include/dt-bindings | |
parent | 651022382c7f8da46cb4872a545ee1da6d097d2a (diff) | |
download | linux-538098281ce884a51d2aa4ab445056a41741c6ad.tar.gz linux-538098281ce884a51d2aa4ab445056a41741c6ad.tar.bz2 linux-538098281ce884a51d2aa4ab445056a41741c6ad.zip |
dt-bindings: dmaengine: dw-dmac: add protection control property
This patch for the DesignWare AHB Central
Direct Memory Access Controller adds the dma
protection control property:
"snps,dma-protection-control"
as well as the properties specific values defines into
a new include file: include/dt-bindings/dma/dw-dmac.h
Note: The protection control signals are one-to-one
mapped to the AHB HPROT[1:3] signals for this controller.
The HPROT0 (Data Access) is always hardwired to 1.
Reviewed-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Christian Lamparter <chunkeey@gmail.com>
Signed-off-by: Vinod Koul <vkoul@kernel.org>
Diffstat (limited to 'include/dt-bindings')
-rw-r--r-- | include/dt-bindings/dma/dw-dmac.h | 14 |
1 files changed, 14 insertions, 0 deletions
diff --git a/include/dt-bindings/dma/dw-dmac.h b/include/dt-bindings/dma/dw-dmac.h new file mode 100644 index 000000000000..d1ca705c95b3 --- /dev/null +++ b/include/dt-bindings/dma/dw-dmac.h @@ -0,0 +1,14 @@ +/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */ + +#ifndef __DT_BINDINGS_DMA_DW_DMAC_H__ +#define __DT_BINDINGS_DMA_DW_DMAC_H__ + +/* + * Protection Control bits provide protection against illegal transactions. + * The protection bits[0:2] are one-to-one mapped to AHB HPROT[3:1] signals. + */ +#define DW_DMAC_HPROT1_PRIVILEGED_MODE (1 << 0) /* Privileged Mode */ +#define DW_DMAC_HPROT2_BUFFERABLE (1 << 1) /* DMA is bufferable */ +#define DW_DMAC_HPROT3_CACHEABLE (1 << 2) /* DMA is cacheable */ + +#endif /* __DT_BINDINGS_DMA_DW_DMAC_H__ */ |