diff options
| author | Miquel Raynal <miquel.raynal@bootlin.com> | 2024-03-15 12:00:45 +0100 |
|---|---|---|
| committer | Miquel Raynal <miquel.raynal@bootlin.com> | 2024-03-15 12:00:45 +0100 |
| commit | 09888e973cc9d3615dbab5d178eecb58d8a0b7ab (patch) | |
| tree | f2728f4e4fd45f7ab5d9fed920f87724598e812e /include/linux/mtd | |
| parent | 2842dc9bc1a53893eec62ec9e49beb3b501702d0 (diff) | |
| parent | 4120aa0e3961f68f1f8cfe6b4c3c809ffea31fdc (diff) | |
| download | linux-09888e973cc9d3615dbab5d178eecb58d8a0b7ab.tar.gz linux-09888e973cc9d3615dbab5d178eecb58d8a0b7ab.tar.bz2 linux-09888e973cc9d3615dbab5d178eecb58d8a0b7ab.zip | |
Merge tag 'nand/for-6.9' into mtd/next
Raw NAND
The main series brought is an update of the Broadcom support to support
all BCMBCA SoCs and their specificity (ECC, write protection,
configuration straps), plus a few misc fixes and changes in the main
driver. Device tree updates are also part of this PR, initially because
of a misunderstanding on my side.
The STM32_FMC2 controller driver is also upgraded to properly support
MP1 and MP25 SoCs.
A new compatible is added for an Atmel flavor.
Among all these feature changes, there is as well a load of continuous
read related fixes, avoiding more corner conditions and clarifying the
logic. Finally a few miscellaneous fixes are made to the core, the
lpx32xx_mlc, fsl_lbc, Meson and Atmel controller driver, as well as
final one in the Hynix vendor driver.
SPI-NAND
The ESMT support has been extended to match 5 bytes ID to avoid
collisions. Winbond support on its side receives support for W25N04KV
chips.
Diffstat (limited to 'include/linux/mtd')
| -rw-r--r-- | include/linux/mtd/spinand.h | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/include/linux/mtd/spinand.h b/include/linux/mtd/spinand.h index badb4c1ac079..5c19ead60499 100644 --- a/include/linux/mtd/spinand.h +++ b/include/linux/mtd/spinand.h @@ -169,7 +169,7 @@ struct spinand_op; struct spinand_device; -#define SPINAND_MAX_ID_LEN 4 +#define SPINAND_MAX_ID_LEN 5 /* * For erase, write and read operation, we got the following timings : * tBERS (erase) 1ms to 4ms |