summaryrefslogtreecommitdiffstats
path: root/io_uring
diff options
context:
space:
mode:
authorConor Dooley <conor.dooley@microchip.com>2022-09-27 12:19:22 +0100
committerConor Dooley <conor.dooley@microchip.com>2022-09-27 18:53:58 +0100
commitd49166646e44064b694a2e631fcdba4f814746d9 (patch)
tree2d6a447154a959f4cfcbe7fdfeac1b27d4195896 /io_uring
parent978a17d1a688db025275d282665ab3f39407191d (diff)
downloadlinux-d49166646e44064b694a2e631fcdba4f814746d9.tar.gz
linux-d49166646e44064b694a2e631fcdba4f814746d9.tar.bz2
linux-d49166646e44064b694a2e631fcdba4f814746d9.zip
riscv: dts: microchip: add a devicetree for aries' m100pfsevp
Add device trees for both configs used by the Aries Embedded M100PFSEVP. The M100OFSEVP consists of a MPFS250T on a SOM, featuring: - 2GB DDR4 SDRAM dedicated to the HMS - 512MB DDR4 SDRAM dedicated to the FPGA - 32 MB SPI NOR Flash - 4 GByte eMMC and a carrier board with: - 2x Gigabit Ethernet - USB - 2x UART - 2x CAN - TFT connector - HSMC extension connector - 3x PMOD extension connectors - microSD-card slot Link: https://www.aries-embedded.com/polarfire-soc-fpga-microsemi-m100pfs-som-mpfs025t-pcie-serdes Link: https://www.aries-embedded.com/evaluation-kit/fpga/polarfire-microchip-soc-fpga-m100pfsevp-riscv-hsmc-pmod Link: https://downloads.aries-embedded.de/products/M100PFS/Hardware/M100PFSEVP-Schematics.pdf Co-developed-by: Wolfgang Grandegger <wg@aries-embedded.de> Signed-off-by: Wolfgang Grandegger <wg@aries-embedded.de> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Diffstat (limited to 'io_uring')
0 files changed, 0 insertions, 0 deletions