diff options
author | James Hogan <james.hogan@imgtec.com> | 2016-07-13 14:12:50 +0100 |
---|---|---|
committer | Ralf Baechle <ralf@linux-mips.org> | 2016-07-29 10:19:29 +0200 |
commit | d374d93742f68bd2eb945d8cd0e7e1c57b40ed24 (patch) | |
tree | 0420bfd40853efd80553043f7338a796090fc023 /lib | |
parent | 8bd646e92bad56a2931ff7442aba84afc1848e66 (diff) | |
download | linux-d374d93742f68bd2eb945d8cd0e7e1c57b40ed24.tar.gz linux-d374d93742f68bd2eb945d8cd0e7e1c57b40ed24.tar.bz2 linux-d374d93742f68bd2eb945d8cd0e7e1c57b40ed24.zip |
MIPS: c-r4k: Add r4k_on_each_cpu cache op type arg
The r4k_on_each_cpu() function calls the specified cache flush helper on
other CPUs if deemed necessary due to the cache ops not being
globalized by hardware. However this really depends on the cache op
addressing type, as the MIPS Coherence Manager (CM) if present will
globalize "hit" cache ops (addressed by virtual address), but not
"index" cache ops (addressed by cache index). This results in index
cache ops only being performed on a single CPU when CM is present.
Most (but not all) of the functions called by r4k_on_each_cpu() perform
cache operations exclusively with a single cache op type, so add a type
argument and modify the callers to pass in some combination of R4K_HIT
(global kernel virtual addressing or user virtual addressing
conditional upon matching active_mm) and R4K_INDEX (index into cache).
This will allow r4k_on_each_cpu() to later distinguish these cases and
decide whether to perform an SMP call based on it.
Signed-off-by: James Hogan <james.hogan@imgtec.com>
Cc: Paul Burton <paul.burton@imgtec.com>
Cc: Leonid Yegoshin <leonid.yegoshin@imgtec.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/13798/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'lib')
0 files changed, 0 insertions, 0 deletions