summaryrefslogtreecommitdiffstats
path: root/net/lapb/lapb_timer.c
diff options
context:
space:
mode:
authorChristian Bruel <christian.bruel@foss.st.com>2025-04-28 14:07:01 +0200
committerArnd Bergmann <arnd@arndb.de>2025-04-29 18:16:28 +0200
commit1bc229e9bb9cd502caeec639cb3cff50aea078f0 (patch)
tree07786af5acc353b542ce0120840afe3264e9bdac /net/lapb/lapb_timer.c
parent02dc83f09c7262533123e7e4dae9c4f9fc40ed17 (diff)
downloadlinux-1bc229e9bb9cd502caeec639cb3cff50aea078f0.tar.gz
linux-1bc229e9bb9cd502caeec639cb3cff50aea078f0.tar.bz2
linux-1bc229e9bb9cd502caeec639cb3cff50aea078f0.zip
arm64: dts: st: Use 128kB size for aliased GIC400 register access on stm32mp21 SoCs
Adjust the size of 8kB GIC regions to 128kB so that each 4kB is mapped 16 times over a 64kB region. The offset is then adjusted in the irq-gic driver. see commit 12e14066f4835 ("irqchip/GIC: Add workaround for aliased GIC400") Fixes: 7a57b1bb1afbf ("arm64: dts: st: introduce stm32mp21 SoCs family") Suggested-by: Marc Zyngier <maz@kernel.org> Signed-off-by: Christian Bruel <christian.bruel@foss.st.com> Link: https://lore.kernel.org/r/20250415111654.2103767-5-christian.bruel@foss.st.com Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'net/lapb/lapb_timer.c')
0 files changed, 0 insertions, 0 deletions