index
:
linux.git
arm64-uaccess
link_path_walk
linus
master
mmu_gather-race-fix
proc-cmdline
runtime-constants
tty-splice
word-at-a-time
x86-rep-insns
x86-uaccess-cleanup
Linux kernel mainline tree
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
arch
/
arc
/
include
/
asm
/
arcregs.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
ARCv2: intc: Use ARC_REG_STATUS32 for addressing STATUS32 reg
Yuriy Kolerov
2017-02-06
1
-0
/
+3
*
ARC: mm: No need to save cache version in @cpuinfo
Vineet Gupta
2016-12-19
1
-1
/
+1
*
ARC: breakout timer include code into separate header ...
Vineet Gupta
2016-11-30
1
-8
/
+1
*
ARC: breakout aux handling into a separate header
Vineet Gupta
2016-11-30
1
-84
/
+1
*
ARC: change return value of userspace cmpxchg assist syscall
Vineet Gupta
2016-11-07
1
-0
/
+2
*
ARC: boot log: refactor cpu name/release printing
Vineet Gupta
2016-10-28
1
-1
/
+1
*
ARC: boot log: don't assume SWAPE instruction support
Vineet Gupta
2016-10-28
1
-1
/
+1
*
ARC: boot log: refactor printing abt features not captured in BCRs
Vineet Gupta
2016-10-28
1
-0
/
+1
*
ARCv2: Support dynamic peripheral address space in HS38 rel 3.0 cores
Vineet Gupta
2016-09-30
1
-9
/
+1
*
ARC: build: Better way to detect ISA compatible toolchain
Vineet Gupta
2016-03-12
1
-6
/
+0
*
ARCv2: boot report CCMs (Closely Coupled Memories)
Vineet Gupta
2016-02-18
1
-12
/
+20
*
ARC: shrink cpuinfo by not saving full timer BCR
Vineet Gupta
2016-01-29
1
-2
/
+1
*
ARC: boot log: decode more mmu config items
Vineet Gupta
2015-10-17
1
-1
/
+1
*
ARC: mm: compute TLB size as needed from ways * sets
Vineet Gupta
2015-10-17
1
-2
/
+2
*
ARC: make write_aux_reg safer against macro substitution
Vineet Gupta
2015-10-17
1
-1
/
+1
*
ARCv2: Support IO Coherency and permutations involving L1 and L2 caches
Alexey Brodkin
2015-08-20
1
-0
/
+1
*
ARCv2: Fix the peripheral address space detection
Vineet Gupta
2015-08-03
1
-4
/
+3
*
ARCv2: MMUv4: cache programming model changes
Vineet Gupta
2015-06-22
1
-2
/
+3
*
ARCv2: MMUv4: TLB programming Model changes
Vineet Gupta
2015-06-22
1
-1
/
+1
*
ARCv2: Support for ARCv2 ISA and HS38x cores
Vineet Gupta
2015-06-22
1
-4
/
+49
*
ARCv2: [intc] HS38 core interrupt controller
Vineet Gupta
2015-06-22
1
-0
/
+1
*
ARC: uncached base is hard constant for ARC, don't save it
Vineet Gupta
2015-06-22
1
-1
/
+0
*
ARC: entry.S: Introduce INTERRUPT_{PROLOGUE,EPILOGUE}
Vineet Gupta
2015-06-19
1
-3
/
+0
*
ARC: compress cpuinfo_arc_mmu (mainly save page size in KB)
Vineet Gupta
2015-06-19
1
-1
/
+2
*
ARC: Fix RTT boot printing
Vineet Gupta
2015-04-13
1
-0
/
+1
*
ARC: cosmetic: Remove unused ECR bitfield masks
Vineet Gupta
2015-04-13
1
-6
/
+3
*
ARC: Fix WRITE_BCR
Vineet Gupta
2015-04-13
1
-2
/
+2
*
ARC: boot: cpu feature print enhancements
Vineet Gupta
2014-10-13
1
-24
/
+53
*
ARC: unbork FPU save/restore
Vineet Gupta
2014-10-13
1
-8
/
+0
*
ARC: remove extraneous __KERNEL__ guards
Vineet Gupta
2014-10-13
1
-4
/
+0
*
ARC: cache boot reporting updates
Vineet Gupta
2014-07-23
1
-1
/
+1
*
ARC: pt_regs update #5: Use real ECR for pt_regs->event vs. synth values
Vineet Gupta
2013-06-26
1
-0
/
+4
*
ARC: Entry Handler tweaks: Avoid hardcoded LIMMS for ECR values
Vineet Gupta
2013-06-22
1
-0
/
+5
*
ARC: cache detection code bitrot
Vineet Gupta
2013-06-22
1
-1
/
+1
*
ARC: Disintegrate arcregs.h
Vineet Gupta
2013-06-22
1
-116
/
+0
*
ARC: Boot #2: Verbose Boot reporting / feature verification
Vineet Gupta
2013-02-15
1
-10
/
+112
*
ARC: Boot #1: low-level, setup_arch(), /proc/cpuinfo, mem init
Vineet Gupta
2013-02-15
1
-0
/
+5
*
ARC: MMU Exception Handling
Vineet Gupta
2013-02-15
1
-0
/
+91
*
ARC: MMU Context Management
Vineet Gupta
2013-02-15
1
-0
/
+7
*
ARC: Cache Flush Management
Vineet Gupta
2013-02-15
1
-0
/
+80
*
ARC: Timers/counters/delay management
Vineet Gupta
2013-02-11
1
-0
/
+11
*
ARC: Process-creation/scheduling/idle-loop
Vineet Gupta
2013-02-11
1
-0
/
+20
*
ARC: Interrupt Handling
Vineet Gupta
2013-02-11
1
-0
/
+3
*
ARC: irqflags - Interrupt enabling/disabling at in-core intc
Vineet Gupta
2013-02-11
1
-0
/
+114