summaryrefslogtreecommitdiffstats
path: root/arch/arc/include/asm/cacheflush.h
Commit message (Expand)AuthorAgeFilesLines
* ARC: mm: arc700: Don't assume 2 colours for aliasing VIPT dcacheVineet Gupta2016-12-191-2/+4
* ARC: dma: ioremap: use phys_addr_t consistenctly in code pathsVineet Gupta2016-03-191-3/+3
* ARC: mm: PAE40: switch to using phys_addr_t for physical addressesVineet Gupta2015-10-281-4/+4
* ARC: fold ___flush_dcache_page into __flush_dcache_pageVineet Gupta2015-05-191-3/+1
* ARC: [mm] Assume pagecache page dirty by defaultVineet Gupta2013-06-221-0/+7
* ARC: cache detection code bitrotVineet Gupta2013-06-221-5/+1
* ARC: Use enough bits for determining page's cache colorVineet Gupta2013-05-231-1/+1
* ARC: Brown paper bag bug in macro for checking cache colorVineet Gupta2013-05-231-1/+3
* ARC: [mm] Aliasing VIPT dcache support 4/4Vineet Gupta2013-05-091-0/+1
* ARC: [mm] Aliasing VIPT dcache support 3/4Vineet Gupta2013-05-091-1/+3
* ARC: [mm] Aliasing VIPT dcache support 2/4Vineet Gupta2013-05-091-8/+45
* ARC: [mm] Aliasing VIPT dcache support 1/4Vineet Gupta2013-05-091-1/+1
* ARC: [mm] Lazy D-cache flush (non aliasing VIPT)Vineet Gupta2013-05-071-0/+1
* ARC: [mm] consolidate icache/dcache sync codeVineet Gupta2013-05-071-3/+2
* ARC: [mm] optimise icache flush for user mappingsVineet Gupta2013-05-071-1/+9
* ARC: Cache Flush ManagementVineet Gupta2013-02-151-0/+67