summaryrefslogtreecommitdiffstats
path: root/arch/mips/include
Commit message (Expand)AuthorAgeFilesLines
* Merge branch '4.0-fixes' into mips-for-linux-nextRalf Baechle2015-04-1312-191/+317
|\
| * MIPS: asm: elf: Set O32 default FPU flagsMarkos Chandras2015-04-101-0/+5
| * MIPS: lose_fpu(): Disable FPU when MSA enabledJames Hogan2015-04-101-0/+1
| * MIPS: Octeon: Delete override of cpu_has_mips_r2_exec_hazard.Ralf Baechle2015-04-101-1/+0
| * MIPS: Fix cpu_has_mips_r2_exec_hazard.Ralf Baechle2015-04-101-1/+32
| * MIPS: asm: spinlock: Fix addiu instruction for R10000_LLSC_WAR caseMarkos Chandras2015-04-101-1/+1
| * MIPS: r4kcache: Use correct base register for MIPS R6 cache flushesMarkos Chandras2015-04-101-44/+45
| * MIPS: asm: asm-eva: Introduce kernel load/store variantsMarkos Chandras2015-04-101-44/+93
| * MIPS: Octeon: Remove udelay() causing huge IRQ latencyAlexander Sverdlin2015-04-101-3/+0
| * MIPS: Fix race condition in lazy cache flushing.Lars Persson2015-03-251-15/+23
| * Revert "MIPS: Remove race window in page fault handling"Lars Persson2015-03-251-4/+5
| * MIPS: OCTEON: Use correct CSR to soft resetChandrakala Chavva2015-03-251-8/+0
| * MIPS: Add support for XPA.Steven J. Hill2015-03-195-30/+38
| * MIPS: Rearrange PTE bits into fixed positions.Steven J. Hill2015-03-182-47/+74
* | Merge branch '4.1-fp' into mips-for-linux-nextRalf Baechle2015-04-134-131/+173
|\ \
| * | MIPS: MSA: Fix big-endian FPR_IDX implementationJames Hogan2015-03-271-1/+1
| * | Revert "MIPS: Don't assume 64-bit FP registers for context switch"James Hogan2015-03-272-128/+128
| * | MIPS: disable FPU if the mode is unsupportedPaul Burton2015-03-271-7/+12
| * | MIPS: wrap cfcmsa & ctcmsa accesses for toolchains with MSA supportPaul Burton2015-03-271-4/+20
| * | MIPS: remove MSA macro recursionPaul Burton2015-03-271-3/+31
| * | MIPS: assume at as source/dest of MSA copy/insert instructionsPaul Burton2015-03-271-16/+12
| * | MIPS: Push .set mips64r* into the functions needing itPaul Burton2015-03-271-8/+4
| * | MIPS: lose_fpu(): Disable FPU when MSA enabledJames Hogan2015-03-271-0/+1
| |/
* | MIPS: BCM63xx: Provide a plat_post_dma_flush hookFlorian Fainelli2015-04-081-0/+10
* | MIPS: DMA: Allow platforms to override only the post DMA hookFlorian Fainelli2015-04-081-0/+2
* | MIPS: BMIPS: Move post DMA flush implementation to common headerFlorian Fainelli2015-04-082-15/+17
* | MIPS: Respect the ISA level in FCSR handlingMaciej W. Rozycki2015-04-084-5/+13
* | MIPS: math-emu: Define IEEE 754-2008 feature control bitsMaciej W. Rozycki2015-04-081-2/+7
* | MIPS: math-emu: Implement the FCCR, FEXR and FENR registersMaciej W. Rozycki2015-04-081-12/+57
* | MIPS: Set `si_code' for SIGFPE signals sent from emulation tooMaciej W. Rozycki2015-04-082-3/+9
* | MIPS: Correct FP ISA requirementsMaciej W. Rozycki2015-04-081-2/+5
* | MIPS: Correct MIPS I FP context layoutMaciej W. Rozycki2015-04-081-64/+32
* | MIPS: Correct `nofpu' non-functionalityMaciej W. Rozycki2015-04-087-6/+1
* | MIPS: bitops.h: Avoid inline asm for constant FLSMaciej W. Rozycki2015-04-081-3/+4
* | MIPS: mips-r2-to-r6-emul.h: Inline empty `mipsr2_decoder'Maciej W. Rozycki2015-04-081-1/+1
* | MIPS: mipsregs.h: Reindent CP0 Cause macrosMaciej W. Rozycki2015-04-081-16/+16
* | MIPS: mipsregs.h: Move TX39 macros out of the wayMaciej W. Rozycki2015-04-081-33/+33
* | MIPS: mipsregs.h: Reorder CP1 macro definitionsMaciej W. Rozycki2015-04-081-72/+75
* | MIPS: mipsregs.h: Remove broken commentsMaciej W. Rozycki2015-04-081-6/+0
* | MIPS: BCM47xx: Devices database update for 4.1 (or 4.2?)Rafał Miłecki2015-04-021-0/+4
* | MIPS: Remove prototype for copy_user_pageGuenter Roeck2015-04-021-2/+0
* | MIPS: Loongson-3: Add CPU Hwmon platform driverHuacai Chen2015-04-011-0/+4
* | MIPS: PCI: Add a hook for IORESOURCE_BUS in pci_controller/bridge_controllerJoshua Kinard2015-04-012-0/+3
* | MIPS: Use bool function return values of true/false not 1/0Joe Perches2015-04-011-1/+1
* | MIPS: Octeon: Reverse the order of register accesses to the FAUPaul Martin2015-04-011-0/+22
* | MIPS: Octeon: Turn hardware bitfields and structures inside out.Paul Martin2015-04-018-0/+454
* | MIPS: Add R16000 detectionJoshua Kinard2015-04-012-3/+4
* | MIPS: SEAD3: New header file sead3-addr.h with hardware addresses.Ralf Baechle2015-04-011-0/+83
* | MIPS: BMIPS: Flush the readahead cache after DMA.Ralf Baechle2015-04-011-0/+16
* | MIPS: DMA: Implement platform hook to perform post-DMA cache flushes.Ralf Baechle2015-04-018-0/+32
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-18 14:22:10 +0000