summaryrefslogtreecommitdiffstats
path: root/arch/mips/mm/c-r4k.c
Commit message (Expand)AuthorAgeFilesLines
* [MIPS] Fix buggy use of kmap_coherent.Ralf Baechle2008-06-161-2/+5
* [MIPS] Fix build for PNX platforms.Ralf Baechle2008-06-161-0/+26
* [MIPS] Add support for MIPS CMP platform.Ralf Baechle2008-04-281-6/+37
* [MIPS] Allow setting of the cache attribute at run time.Chris Dearman2008-04-281-1/+18
* [MIPS] Handle aliases in vmalloc correctly.Ralf Baechle2008-04-071-0/+14
* [MIPS] Fix loads of section missmatchesRalf Baechle2008-03-121-15/+15
* [MIPS] Handle I-cache coherency in flush_cache_range()Ralf Baechle2008-02-191-3/+6
* arch/mips/: Spelling fixesJoe Perches2008-02-031-1/+1
* [MIPS] Alchemy: Au1210/Au1250 CPU supportManuel Lauss2008-01-291-0/+2
* [MIPS] Use real cache invalidateThomas Bogendoerfer2008-01-291-2/+2
* [MIPS] Remove useless S-cache flushes.Ralf Baechle2008-01-291-9/+0
* [MIPS] Use pte_present instead of open coded test for _PAGE_PRESENT.Ralf Baechle2008-01-291-1/+1
* [MIPS] Sibyte: resurrect old cache hack.Ralf Baechle2007-11-151-1/+6
* [MIPS] MT: Fix bug in multithreaded kernels.Ralf Baechle2007-10-291-3/+18
* [MIPS] Cache: Provide more information on cache policy on bootup.Ralf Baechle2007-10-161-3/+7
* [MIPS] checkfiles: Fix "need space after that ','" errors.Ralf Baechle2007-10-111-4/+4
* [MIPS] Allow hardwiring of the CPU type to a single type for optimization.Ralf Baechle2007-10-111-6/+6
* [MIPS] Avoid indexed cacheops.Ralf Baechle2007-10-111-46/+28
* [MIPS] Sibyte: Replace SB1 cachecode with standard R4000 class cache code.Ralf Baechle2007-10-111-4/+18
* [MIPS] Replace use of stext with _stext.Ralf Baechle2007-07-311-2/+2
* [MIPS] define Hit_Invalidate_I to Index_Invalidate_I for loongson2Fuxin Zhang2007-07-101-0/+54
* [MIPS] Avoid dupliate D-cache flush on R400C / R4400 SC and MC variants.Ralf Baechle2006-11-301-3/+7
* [MIPS] Remove redundant r4k_blast_icache() callsAtsushi Nemoto2006-11-301-8/+4
* [MIPS] Remove __flush_icache_pageAtsushi Nemoto2006-10-011-77/+0
* [MIPS] c-r4k: Convert init functions from inline to __init.Ralf Baechle2006-09-271-10/+10
* [MIPS] Do not use drop_mmu_context to flusing other task's VIPT I-cache.Atsushi Nemoto2006-09-271-2/+2
* [MIPS] Retire flush_icache_page from mm use.Ralf Baechle2006-09-271-1/+1
* [MIPS] c-r4k: Typo fix.Ralf Baechle2006-09-271-1/+1
* [MIPS] vr41xx: Replace magic number for P4K bit with symbol.Yoichi Yuasa2006-07-131-1/+1
* [MIPS] vr41xx: Changed workaround to recommended methodYoichi Yuasa2006-07-131-4/+3
* [MIPS] VR41xx: Set VR41_CONF_BP only for PrId 0x0c80.Yoichi Yuasa2006-07-131-1/+3
* [MIPS] Use the proper technical term for naming some of the cache macros.Ralf Baechle2006-07-131-4/+4
* Remove obsolete #include <linux/config.h>Jörn Engel2006-06-301-1/+0
* [MIPS] 74K: Assume it will also have an AR bit in config7Ralf Baechle2006-06-291-0/+1
* [MIPS] Treat CPUs with AR bit as physically indexed.Ralf Baechle2006-06-291-3/+8
* [MIPS] Fix handling of 0 length I & D caches.Chris Dearman2006-06-291-23/+41
* [MIPS] MIPS32/MIPS64 secondary cache managementChris Dearman2006-06-291-5/+18
* [MIPS] Save write-only Config.OD from being clobberedSergei Shtylyov2006-06-061-0/+34
* [MIPS] Treat R14000 like R10000.Kumba2006-06-011-0/+4
* [MIPS] Fix deadlock on MP with cache aliases.Ralf Baechle2006-06-011-9/+30
* [MIPS] Add missing 34K processor IDsNigel Stephens2006-06-011-0/+1
* [MIPS] Use __ffs() instead of ffs() for waybit calculation.Atsushi Nemoto2006-04-191-8/+8
* [MIPS] Handle IDE PIO cache aliases on SMP.Ralf Baechle2006-04-191-0/+1
* [MIPS] Fix tx49_blast_icache32_page_indexed.Atsushi Nemoto2006-04-191-1/+2
* [MIPS] TX49XX has prefetch.Atsushi Nemoto2006-03-211-0/+1
* [MIPS] local_r4k_flush_cache_page fixAtsushi Nemoto2006-03-181-4/+9
* [MIPS] Initialize S-cache function pointers even on S-cache-less CPUs.Ralf Baechle2006-02-281-5/+11
* [MIPS] Add protected_blast_icache_range, blast_icache_range, etc.Atsushi Nemoto2006-02-141-90/+14
* [MIPS] Remove wrong __user tags.Atsushi Nemoto2006-02-071-4/+3
* MIPS: Rename MIPS_CPU_ISA_M{32,64} -> MIPS_CPU_ISA_M{32,64}R1.Ralf Baechle2006-01-101-2/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-21 20:08:12 +0000