summaryrefslogtreecommitdiffstats
path: root/arch/mips
Commit message (Expand)AuthorAgeFilesLines
* Merge branch 'for-linus' of master.kernel.org:/home/rmk/linux-2.6-armLinus Torvalds2010-03-011-1/+2
|\
| * MM: Pass a PTE pointer to update_mmu_cache() rather than the PTE itselfRussell King2010-02-201-1/+2
* | Merge branch 'x86-mm-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds2010-02-281-1/+1
|\ \
| * \ Merge branch 'linus' into x86/mmThomas Gleixner2010-02-17319-5101/+18434
| |\ \
| * | | resources: introduce generic page_is_ram()Wu Fengguang2010-02-011-1/+1
* | | | MIPS: Alchemy: defconfig updatesManuel Lauss2010-02-279-4283/+6340
* | | | MIPS: Alchemy: Fix Au1100 ethernet build failureManuel Lauss2010-02-271-9/+10
* | | | MIPS: Alchemy: Repair db1500/bosporus buildsManuel Lauss2010-02-271-24/+28
* | | | MIPS: ARC: Cleanup unused definitions from sgialib.hYoichi Yuasa2010-02-271-45/+0
* | | | MIPS: Cobalt: convert legacy port addresses to GT-64111 bus addressesBjorn Helgaas2010-02-272-2/+61
* | | | MIPS: Alchemy: use 36bit addresses for PCMCIA resources.Manuel Lauss2010-02-2712-132/+100
* | | | MIPS: Cobalt: Fix theoretical port aliasing issueRalf Baechle2010-02-271-1/+1
* | | | MIPS: Use ALIGN(x, bytes) instead of __ALIGN_MASK(x, bytes - 1)Matt Turner2010-02-271-3/+3
* | | | MIPS: Crazy spinlock speed test.David Daney2010-02-273-0/+149
* | | | MIPS: Optimize spinlocks.David Daney2010-02-273-81/+67
* | | | MIPS: Alchemy: devboard PM needs to save CPLD registers.Manuel Lauss2010-02-271-0/+32
* | | | MIPS: PowerTV: Eliminate duplicate opcode definition macrosDavid VomLehn2010-02-271-53/+49
* | | | MIPS: Lemote 2F: Move printks out of port_access_lock.Ralf Baechle2010-02-271-2/+2
* | | | MIPS: PNX833x: Convert IRQ controller locks to raw spinlocks.Ralf Baechle2010-02-271-18/+18
* | | | MIPS: Octeon: Replace spinlock with raw_spinlocks in dma-octeon.c.David Daney2010-02-271-5/+5
* | | | MIPS: Octeon: Replace rwlocks in irq_chip handlers with raw_spinlocks.David Daney2010-02-271-28/+14
* | | | MIPS: Octeon: Convert octeon_irq_msi_lock to raw spinlock.Ralf Baechle2010-02-271-5/+5
* | | | MIPS: Loongson: Remove pointless sample_lock from oprofile code.Ralf Baechle2010-02-271-7/+0
* | | | MIPS: SNI: Convert sni_rm200_i8259A_lock to raw spinlock.Ralf Baechle2010-02-271-11/+11
* | | | MIPS: i8259: Convert IRQ controller lock to raw spinlock.Ralf Baechle2010-02-273-16/+16
* | | | MIPS: IP27: Convert nmi_lock lock to arch spinlock;Ralf Baechle2010-02-271-2/+2
* | | | MIPS: IP27: Remove code obfuscation by enter_panic_mode().Ralf Baechle2010-02-271-3/+2
* | | | MIPS: GT641xx: Convert timer lock to raw spinlock.Ralf Baechle2010-02-271-5/+5
* | | | MIPS: Alchemy: Simplify DMA channel allocation code.Ralf Baechle2010-02-271-55/+56
* | | | MIPS: Yosemite: Convert SMP startup lock to arch spinlock.Ralf Baechle2010-02-271-4/+4
* | | | MIPS: Alchemy: Remove time_lock.Ralf Baechle2010-02-271-7/+0
* | | | MIPS: DEC: Convert KN01 lock to raw spinlock.Ralf Baechle2010-02-271-5/+5
* | | | MIPS: BCM63xx: Convert timer locks to raw spinlocks.Ralf Baechle2010-02-271-17/+17
* | | | MIPS: PowerTV: Convert IRQ controller lock to raw spinlock.Ralf Baechle2010-02-271-3/+3
* | | | MIPS: Malta: Convert IRQ controller lock to raw spinlock.Ralf Baechle2010-02-271-3/+3
* | | | MIPS: SB1480: Convert IRQ controller lock to raw spinlock.Ralf Baechle2010-02-271-7/+7
* | | | MIPS: SB1250: Convert IRQ controller lock to raw spinlock.Ralf Baechle2010-02-271-7/+7
* | | | MIPS: GT641xx: Convert IRQ controller lock to raw spinlock.Ralf Baechle2010-02-271-9/+9
* | | | MIPS: Jazz: Convert irq controller lock to raw spinlock.Ralf Baechle2010-02-271-5/+5
* | | | MIPS: Make various locks static.Ralf Baechle2010-02-279-9/+9
* | | | MIPS: Octeon: Do proper acknowledgment of CIU timer interrupts.David Daney2010-02-271-4/+63
* | | | MIPS: Use generic ucontext.hYoichi Yuasa2010-02-271-21/+1
* | | | MIPS: Use generic serial.hYoichi Yuasa2010-02-271-22/+1
* | | | MIPS: Use generic parport.hYoichi Yuasa2010-02-271-15/+1
* | | | MIPS: Use generic current.hYoichi Yuasa2010-02-271-23/+1
* | | | MIPS: Enable Read Inhibit/eXecute Inhibit for Octeon+ CPUsDavid Daney2010-02-271-0/+3
* | | | MIPS: Give Octeon+ CPUs their own cputype.David Daney2010-02-273-6/+12
* | | | MIPS: Implement Read Inhibit/eXecute InhibitDavid Daney2010-02-2710-79/+348
* | | | MIPS: Add TLBR and ROTR to uasm.David Daney2010-02-272-2/+11
* | | | MIPS: Add accessor functions and bit definitions for c0_PageGrainDavid Daney2010-02-271-0/+11
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-09 01:58:06 +0000