summaryrefslogtreecommitdiffstats
path: root/arch/riscv/configs
Commit message (Expand)AuthorAgeFilesLines
* riscv: K210: Update defconfigDamien Le Moal2020-05-181-5/+2
* Merge tag 'riscv-for-linus-5.7' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds2020-04-093-0/+70
|\
| * riscv: Kendryte K210 default configDamien Le Moal2020-04-031-0/+68
| * riscv: Delete CONFIG_SYSFS_SYSCALL from defconfigsDeepa Dinamani2020-03-032-0/+2
* | RISC-V: Only select essential drivers for SOC_VIRT configAnup Patel2020-03-262-2/+30
* | RISC-V: Select Goldfish RTC driver for QEMU virt machineAnup Patel2020-03-052-0/+2
* | RISC-V: Select SYSCON Reboot and Poweroff for QEMU virt machineAnup Patel2020-03-052-0/+2
* | RISC-V: Enable QEMU virt machine support in defconfigsAnup Patel2020-03-052-29/+2
|/
* Merge branch 'next/defconfig-add-debug' into for-nextPaul Walmsley2019-11-222-0/+48
|\
| * riscv: defconfigs: enable more debugging optionsPaul Walmsley2019-11-222-0/+46
| * riscv: defconfigs: enable debugfsPaul Walmsley2019-11-222-0/+2
* | riscv: add nommu supportChristoph Hellwig2019-11-171-0/+78
|/
* RISC-V: Enable VIRTIO drivers in RV64 and RV32 defconfigAnup Patel2019-09-192-0/+22
* riscv: defconfig: Update the defconfigAlistair Francis2019-08-131-0/+2
* riscv: rv32_defconfig: Update the defconfigAlistair Francis2019-08-131-0/+3
* riscv: defconfig: align RV64 defconfig to the output of "make savedefconfig"Paul Walmsley2019-07-311-5/+5
* riscv: defconfig: enable SOC_SIFIVELoys Ollivier2019-07-011-5/+1
* RISC-V: defconfig: Enable NO_HZ_IDLE and HIGH_RES_TIMERSAnup Patel2019-07-012-0/+4
* RISC-V: defconfig: enable MMC & SPI for RISC-VAtish Patra2019-06-261-0/+5
* RISC-V: defconfig: enable clocks, serial consoleKevin Hilman2019-06-111-0/+4
* RISC-V: Add separate defconfig for 32bit systemsAnup Patel2019-04-091-0/+84
* RISC-V: defconfig: Add CRYPTO_DEV_VIRTIO=yPalmer Dabbelt2019-01-231-0/+1
* RISC-V: defconfig: Enable Generic PCIE by defaultAlistair Francis2019-01-231-1/+2
* RISC-V: defconfig: Move CONFIG_PCI{,E_XILINX}Palmer Dabbelt2019-01-231-2/+2
* RISC-V: defconfig: Enable RISC-V SBI earlycon supportAnup Patel2018-12-171-0/+1
* RISC-V: defconfig: Enable printk timestampsAnup Patel2018-11-121-0/+1
* RISC-V: refresh defconfigAnup Patel2018-11-011-8/+8
* irqchip: add a SiFive PLIC driverChristoph Hellwig2018-08-131-0/+1
* RISC-V: Add CONFIG_HVC_RISCV_SBI=y to defconfigPalmer Dabbelt2018-06-111-0/+1
* RISC-V: Enable module support in defconfigZong Li2018-04-021-0/+2
* RISC-V: Add a basic defconfigKarsten Merker2018-01-071-0/+75
* RISC-V: Build InfrastructurePalmer Dabbelt2017-09-261-0/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-08 20:27:41 +0000