summaryrefslogtreecommitdiffstats
path: root/arch/riscv/include
Commit message (Expand)AuthorAgeFilesLines
* riscv: alternative: fix typo in macro nameVitaly Wool2021-06-101-2/+2
* riscv: kexec: Fix W=1 build warningsJisheng Zhang2021-05-221-2/+2
* riscv: Consistify protect_kernel_linear_mapping_text_rodata() useGeert Uytterhoeven2021-05-061-1/+6
* Merge tag 'riscv-for-linus-5.13-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-05-0618-17/+424
|\
| * RISC-V: Always define XIP_FIXUPPalmer Dabbelt2021-05-011-10/+13
| * riscv: Fix 32b kernel build with CONFIG_DEBUG_VIRTUAL=yAlexandre Ghiti2021-05-011-1/+1
| * RISC-V: enable XIPVitaly Wool2021-04-262-2/+44
| * RISC-V: Add kdump supportNick Kossifidis2021-04-262-6/+19
| * RISC-V: Add kexec supportNick Kossifidis2021-04-261-0/+49
| * riscv: Constify sbi_ipi_opsJisheng Zhang2021-04-261-2/+2
| * riscv: Constify sys_call_tableJisheng Zhang2021-04-261-1/+1
| * riscv: Move kernel mapping outside of linear mappingAlexandre Ghiti2021-04-263-10/+56
| * riscv: Workaround mcount name prior to clang-13Nathan Chancellor2021-04-261-2/+12
| * riscv: sifive: Apply errata "cip-1200" patchVincent Chen2021-04-262-2/+11
| * riscv: sifive: Apply errata "cip-453" patchVincent Chen2021-04-261-1/+20
| * riscv: sifive: Add SiFive alternative portsVincent Chen2021-04-261-0/+3
| * riscv: Introduce alternative mechanism to apply errata solutionVincent Chen2021-04-267-0/+205
| * riscv: Add 3 SBI wrapper functions to get cpu manufacturer informationVincent Chen2021-04-261-0/+3
| * riscv: Add ARCH_HAS_FORTIFY_SOURCEKefeng Wang2021-03-091-0/+5
* | Merge branch 'work.misc' of git://git.kernel.org/pub/scm/linux/kernel/git/vir...Linus Torvalds2021-05-021-1/+0
|\ \
| * | whack-a-mole: kill strlen_user() (again)Al Viro2021-03-271-1/+0
| |/
* | riscv: evaluate put_user() arg before enabling user accessBen Dooks2021-04-011-2/+5
* | riscv: process: Fix no prototype for arch_dup_task_structNanyong Sun2021-03-091-0/+1
* | riscv: time: Fix no prototype for time_initNanyong Sun2021-03-091-0/+2
* | riscv: ptrace: Fix no prototype warningsNanyong Sun2021-03-091-0/+5
* | riscv: irq: Fix no prototype warningNanyong Sun2021-03-091-0/+2
* | riscv: traps: Fix no prototype warningsNanyong Sun2021-03-091-0/+16
* | RISC-V: correct enum sbi_ext_rfence_fidHeinrich Schuchardt2021-03-091-2/+2
|/
* Merge tag 'riscv-for-linus-5.12-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-02-2621-58/+249
|\
| * riscv: Improve kasan definitionsAlexandre Ghiti2021-02-221-3/+19
| * riscv: Remove unnecessary declarationKefeng Wang2021-02-221-3/+0
| * RISC-V: Add a non-void return for sbi v02 functionsAtish Patra2021-02-221-5/+5
| * RISC-V: Implement ASID allocatorAnup Patel2021-02-183-0/+18
| * RISC-V: remove unneeded semicolonChengyang Fan2021-02-181-1/+1
| * riscv: Add dump stack in show_regsKefeng Wang2021-01-142-0/+3
| * riscv: Enable per-task stack canariesGuo Ren2021-01-141-1/+2
| * riscv: Add support for function error injectionGuo Ren2021-01-141-0/+6
| * riscv: Add uprobes supportedGuo Ren2021-01-143-1/+44
| * riscv: Add kprobes supportedGuo Ren2021-01-142-0/+64
| * RISC-V: Implement ptrace regs and stack APIPatrick Stählin2021-01-141-0/+29
| * riscv: Add numa support for riscv64 platformAtish Patra2021-01-143-0/+35
| * riscv: Add support pte_protnone and pmd_protnone if CONFIG_NUMA_BALANCINGGreentime Hu2021-01-141-0/+20
| * riscv: Separate memory init from paging initAtish Patra2021-01-141-0/+1
| * riscv: Fix builtin DTB handlingDamien Le Moal2021-01-071-38/+0
| * riscv: Cleanup sbi function stubs when RISCV_SBI disabledKefeng Wang2021-01-071-7/+3
* | riscv: Align on L1_CACHE_BYTES when STRICT_KERNEL_RWXSebastien Van Cauwenberghe2021-02-021-3/+3
* | riscv: virt_addr_valid must check the address belongs to linear mappingAlexandre Ghiti2021-02-021-1/+4
* | riscv: Fixup CONFIG_GENERIC_TIME_VSYSCALLGuo Ren2021-01-121-1/+1
* | riscv: Drop a duplicated PAGE_KERNEL_EXECKefeng Wang2021-01-091-1/+0
|/
* local64.h: make <asm/local64.h> mandatoryRandy Dunlap2020-12-291-1/+0