summaryrefslogtreecommitdiffstats
path: root/arch/riscv
Commit message (Expand)AuthorAgeFilesLines
* riscv: Correct SPARSEMEM configurationKefeng Wang2021-03-161-2/+2
* RISC-V: kasan: Declare kasan_shallow_populate() staticPalmer Dabbelt2021-03-161-1/+1
* riscv: Ensure page table writes are flushed when initializing KASAN vmallocAlexandre Ghiti2021-03-161-0/+2
* RISC-V: Fix out-of-bounds accesses in init_resources()Geert Uytterhoeven2021-03-161-1/+2
* riscv: Fix compilation error with Canaan SoCDamien Le Moal2021-03-161-0/+2
* ftrace: Fix spelling mistake "disabed" -> "disabled"Colin Ian King2021-03-161-1/+1
* riscv: fix bugon.cocci warningskernel test robot2021-03-161-2/+1
* riscv: process: Fix no prototype for arch_dup_task_structNanyong Sun2021-03-091-0/+1
* riscv: ftrace: Use ftrace_get_regs helperNanyong Sun2021-03-091-7/+9
* riscv: process: Fix no prototype for show_regsNanyong Sun2021-03-091-0/+1
* riscv: syscall_table: Reduce W=1 compilation warnings noiseNanyong Sun2021-03-091-0/+1
* riscv: time: Fix no prototype for time_initNanyong Sun2021-03-092-0/+3
* riscv: ptrace: Fix no prototype warningsNanyong Sun2021-03-091-0/+5
* riscv: sbi: Fix comment of __sbi_set_timer_v01Nanyong Sun2021-03-091-1/+1
* riscv: irq: Fix no prototype warningNanyong Sun2021-03-091-0/+2
* riscv: traps: Fix no prototype warningsNanyong Sun2021-03-092-0/+17
* RISC-V: correct enum sbi_ext_rfence_fidHeinrich Schuchardt2021-03-091-2/+2
* Merge tag 'riscv-for-linus-5.12-mw1' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-02-284-19/+5
|\
| * riscv: Cleanup setup_bootmem()Kefeng Wang2021-02-261-19/+2
| * RISC-V: Enable CPU Hotplug in defconfigsAnup Patel2021-02-262-0/+2
| * RISC-V: Make NUMA depend on SMPPalmer Dabbelt2021-02-261-0/+1
* | Merge tag 'io_uring-worker.v3-2021-02-25' of git://git.kernel.dk/linux-blockLinus Torvalds2021-02-271-1/+1
|\ \ | |/ |/|
| * arch: setup PF_IO_WORKER threads like PF_KTHREADJens Axboe2021-02-211-1/+1
* | Merge tag 'riscv-for-linus-5.12-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-02-2674-660/+4329
|\ \ | |/ |/|
| * riscv: Improve kasan population by using hugepages when possibleAlexandre Ghiti2021-02-221-0/+24
| * riscv: Improve kasan population functionAlexandre Ghiti2021-02-221-28/+63
| * riscv: Use KASAN_SHADOW_INIT define for kasan memory initializationAlexandre Ghiti2021-02-221-2/+2
| * riscv: Improve kasan definitionsAlexandre Ghiti2021-02-221-3/+19
| * riscv: Get rid of MAX_EARLY_MAPPING_SIZEAlexandre Ghiti2021-02-221-16/+5
| * riscv: Disable KSAN_SANITIZE for vDSOTobias Klauser2021-02-221-1/+2
| * riscv: Remove unnecessary declarationKefeng Wang2021-02-221-3/+0
| * riscv: Add Canaan Kendryte K210 SD card defconfigDamien Le Moal2021-02-221-0/+92
| * riscv: Update Canaan Kendryte K210 defconfigDamien Le Moal2021-02-221-8/+36
| * riscv: Add Kendryte KD233 board device treeDamien Le Moal2021-02-221-0/+152
| * riscv: Add SiPeed MAIXDUINO board device treeDamien Le Moal2021-02-221-0/+184
| * riscv: Add SiPeed MAIX GO board device treeDamien Le Moal2021-02-221-0/+219
| * riscv: Add SiPeed MAIX DOCK board device treeDamien Le Moal2021-02-221-0/+211
| * riscv: Add SiPeed MAIX BiT board device treeDamien Le Moal2021-02-221-0/+209
| * riscv: Update Canaan Kendryte K210 device treeDamien Le Moal2021-02-224-52/+414
| * RISC-V: Add a non-void return for sbi v02 functionsAtish Patra2021-02-222-21/+21
| * RISC-V: Implement ASID allocatorAnup Patel2021-02-184-4/+279
| * RISC-V: remove unneeded semicolonChengyang Fan2021-02-181-1/+1
| * RISC-V: probes: Treat the instruction stream as host-endianPalmer Dabbelt2021-02-182-2/+2
| * pinctrl: Add RISC-V Canaan Kendryte K210 FPIOA driverDamien Le Moal2021-02-181-0/+1
| * arch/riscv:fix typo in a comment in arch/riscv/kernel/image-vars.htangchunyou2021-02-181-1/+1
| * riscv/kasan: add KASAN_VMALLOC supportNylon Chen2021-02-182-1/+57
| * riscv: Covert to reserve_initrd_mem()Kefeng Wang2021-02-181-53/+1
| * riscv: add BUILTIN_DTB support for MMU-enabled targetsVitaly Wool2021-02-183-7/+17
| * riscv/stacktrace: Fix stack output without ra on the stack topChen Huang2021-01-141-3/+9
| * riscv: Improve __show_regsKefeng Wang2021-01-141-1/+6
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-09 20:16:47 +0000