summaryrefslogtreecommitdiffstats
path: root/arch/riscv
Commit message (Expand)AuthorAgeFilesLines
* RISC-V: Add interrupt related SCAUSE defines in asm/csr.hAnup Patel2019-05-162-16/+21
* RISC-V: Use tabs to align macro values in asm/csr.hAnup Patel2019-05-161-38/+38
* RISC-V: Fix minor checkpatch issues.Atish Patra2019-05-161-2/+2
* RISC-V: Support nr_cpus command line option.Atish Patra2019-05-161-1/+9
* RISC-V: Implement nosmp commandline option.Atish Patra2019-04-301-1/+11
* RISC-V: Add RISC-V specific arch_match_cpu_phys_idAtish Patra2019-04-302-2/+7
* riscv: vdso: drop unnecessary cc-ldoptionNick Desaulniers2019-04-291-1/+1
* riscv: call pm_power_off from machine_halt / machine_power_offChristoph Hellwig2019-04-251-6/+9
* riscv: print the unexpected interrupt causeChristoph Hellwig2019-04-251-1/+2
* riscv: remove duplicate macros from ptrace.hChristoph Hellwig2019-04-253-21/+12
* riscv: remove unreachable !HAVE_FUNCTION_GRAPH_RET_ADDR_PTR codeChristoph Hellwig2019-04-251-4/+0
* riscv: cleanup the parse_dtb calling conventionsChristoph Hellwig2019-04-252-4/+5
* riscv: simplify the stack pointer setup in head.SChristoph Hellwig2019-04-252-7/+1
* riscv: clear all pending interrupts when bootingChristoph Hellwig2019-04-251-1/+2
* riscv: remove CONFIG_RISCV_ISA_AChristoph Hellwig2019-04-253-21/+3
* riscv: remove unreachable big endian codeChristoph Hellwig2019-04-252-14/+1
* riscv: turn mm_segment_t into a structChristoph Hellwig2019-04-252-6/+10
* riscv: use asm-generic/extable.hChristoph Hellwig2019-04-252-6/+2
* riscv/signal: Fixup additional syscall restartingGuo Ren2019-04-251-0/+6
* RISC-V: Fix Maximum Physical Memory 2GiB option for 64bit systemsAnup Patel2019-04-101-0/+8
* RISC-V: Add separate defconfig for 32bit systemsAnup Patel2019-04-091-0/+84
* Merge tag 'trace-5.1-rc3' of git://git.kernel.org/pub/scm/linux/kernel/git/ro...Linus Torvalds2019-04-051-18/+6
|\
| * syscalls: Remove start and number from syscall_set_arguments() argsSteven Rostedt (VMware)2019-04-051-10/+3
| * syscalls: Remove start and number from syscall_get_arguments() argsSteven Rostedt (Red Hat)2019-04-051-10/+3
| * riscv: Fix syscall_get_arguments() and syscall_set_arguments()Dmitry V. Levin2019-04-041-5/+7
* | RISC-V: Use IS_ENABLED(CONFIG_CMODEL_MEDLOW)Joe Perches2019-03-281-1/+1
* | RISC-V: Fix FIXMAP_TOP to avoid overlap with VMALLOC areaAnup Patel2019-03-281-1/+1
* | RISC-V: Always compile mm/init.c with cmodel=medany and notraceAnup Patel2019-03-264-11/+34
* | riscv: fix accessing 8-byte variable from RV32Alan Kao2019-03-261-1/+1
|/
* kbuild: force all architectures except um to include mandatory-yMasahiro Yamada2019-03-171-1/+0
* Merge tag 'dma-mapping-5.1' of git://git.infradead.org/users/hch/dma-mappingLinus Torvalds2019-03-101-1/+0
|\
| * dma-mapping: improve selection of dma_declare_coherent availabilityChristoph Hellwig2019-02-201-1/+0
* | Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds2019-03-101-18/+18
|\ \
| * | riscv: io: Update __io_[p]ar() macros to take an argumentWill Deacon2019-02-281-18/+18
| |/
* | Merge tag 'riscv-for-linus-5.1-mw0' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2019-03-0711-193/+287
|\ \
| * \ RISC-V: Fixmap support and MM cleanupsPalmer Dabbelt2019-03-046-128/+208
| |\ \
| | * | RISC-V: Free-up initrd in free_initrd_mem()Anup Patel2019-02-211-1/+2
| | * | RISC-V: Implement compile-time fixed mappingsAnup Patel2019-02-213-0/+81
| | * | RISC-V: Move setup_vm() to mm/init.cAnup Patel2019-02-212-49/+49
| | * | RISC-V: Move setup_bootmem() to mm/init.cAnup Patel2019-02-213-72/+71
| | * | RISC-V: Setup init_mm before parse_early_param()Anup Patel2019-02-211-5/+4
| * | | arch: riscv: fix logic error in parse_dtbAndreas Schwab2019-03-041-1/+1
| * | | RISC-V: Assign hwcap as per comman capabilities.Atish Patra2019-03-041-19/+22
| * | | RISC-V: Compare cpuid with NR_CPUS before mapping.Atish Patra2019-03-041-0/+5
| * | | RISC-V: Allow hartid-to-cpuid function to fail.Atish Patra2019-03-041-1/+0
| * | | RISC-V: Remove NR_CPUs check during hartid search from DTAtish Patra2019-03-041-4/+0
| * | | RISC-V: Move cpuid to hartid mapping to SMP.Atish Patra2019-03-043-14/+22
| * | | RISC-V: Do not wait indefinitely in __cpu_upAtish Patra2019-03-041-3/+12
| |/ /
| * | riscv: remove the HAVE_KPROBES optionChristoph Hellwig2019-02-191-3/+0
| * | riscv: use for_each_of_cpu_node iteratorJohan Hovold2019-02-112-4/+5
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 11:43:45 +0000