summaryrefslogtreecommitdiffstats
path: root/arch/riscv
Commit message (Expand)AuthorAgeFilesLines
* mm: remove __HAVE_ARCH_PTE_SWP_EXCLUSIVEDavid Hildenbrand2023-02-021-1/+0
* riscv/mm: support __HAVE_ARCH_PTE_SWP_EXCLUSIVEDavid Hildenbrand2023-02-022-5/+27
* mm: remove zap_page_range and create zap_vma_pagesMike Kravetz2023-01-181-4/+2
* riscv: uaccess: fix type of 0 variable on error in get_user()Ben Dooks2023-01-051-1/+1
* riscv, kprobes: Stricter c.jr/c.jalr decodingBjörn Töpel2023-01-051-2/+2
* Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds2022-12-2111-44/+97
|\
| * RISC-V: KVM: Add ONE_REG interface for mvendorid, marchid, and mimpidAnup Patel2022-12-072-0/+30
| * RISC-V: KVM: Save mvendorid, marchid, and mimpid when creating VCPUAnup Patel2022-12-073-6/+16
| * RISC-V: Export sbi_get_mvendorid() and friendsAnup Patel2022-12-071-0/+3
| * RISC-V: KVM: Move sbi related struct and functions to kvm_vcpu_sbi.hAnup Patel2022-12-072-8/+8
| * RISC-V: KVM: Use switch-case in kvm_riscv_vcpu_set/get_reg()Anup Patel2022-12-071-14/+22
| * RISC-V: KVM: Remove redundant includes of asm/csr.hAnup Patel2022-12-075-5/+0
| * RISC-V: KVM: Remove redundant includes of asm/kvm_vcpu_timer.hAnup Patel2022-12-071-1/+0
| * RISC-V: KVM: Fix reg_val check in kvm_riscv_vcpu_set_reg_config()Anup Patel2022-12-071-4/+7
| * RISC-V: KVM: Simplify kvm_arch_prepare_memory_region()Christophe JAILLET2022-12-071-3/+1
| * RISC-V: KVM: Exit run-loop immediately if xfer_to_guest failsAnup Patel2022-12-071-2/+3
| * RISC-V: KVM: use vma_lookup() instead of find_vma_intersection()Bo Liu2022-12-071-1/+1
| * RISC-V: KVM: Add exit logic to main.cXiakaiPan2022-12-071-0/+6
* | Merge tag 'kbuild-v6.2' of git://git.kernel.org/pub/scm/linux/kernel/git/masa...Linus Torvalds2022-12-191-1/+1
|\ \
| * | kbuild: add test-{ge,gt,le,lt} macrosMasahiro Yamada2022-12-131-1/+1
* | | Merge tag 'riscv-for-linus-6.2-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2022-12-1446-217/+549
|\ \ \
| * | | riscv: Fixup compile error with !MMUGuo Ren2022-12-131-1/+1
| * | | riscv: Fix P4D_SHIFT definition for 3-level page table modeAlexandre Ghiti2022-12-121-1/+5
| * | | riscv: Apply a static assert to riscv_isa_ext_idAndrew Jones2022-12-121-1/+2
| * | | Merge patch series "RISC-V: Align the shadow stack"Palmer Dabbelt2022-12-123-3/+41
| |\ \ \
| | * | | RISC-V: Add some comments about the shadow and overflow stacksPalmer Dabbelt2022-12-121-7/+13
| | * | | RISC-V: Align the shadow stackPalmer Dabbelt2022-12-121-1/+1
| * | | | Merge patch series "riscv: alternative-macros.h cleanups"Palmer Dabbelt2022-12-091-69/+30
| |\ \ \ \
| | * | | | riscv: Don't duplicate _ALTERNATIVE_CFG* macrosAndrew Jones2022-12-091-36/+17
| | * | | | riscv: alternatives: Drop the underscores from the assembly macro namesAndrew Jones2022-12-091-10/+10
| | * | | | riscv: alternatives: Don't name unused macro parametersAndrew Jones2022-12-091-13/+7
| | * | | | riscv: Don't duplicate __ALTERNATIVE_CFG in __ALTERNATIVE_CFG_2Andrew Jones2022-12-091-16/+2
| * | | | | Merge patch series "RISC-V: Ensure Zicbom has a valid block size"Palmer Dabbelt2022-12-094-59/+71
| |\ \ \ \ \
| | * | | | | RISC-V: Ensure Zicbom has a valid block sizeAndrew Jones2022-12-091-0/+13
| | * | | | | RISC-V: Introduce riscv_isa_extension_checkAndrew Jones2022-12-091-3/+11
| | * | | | | RISC-V: Improve use of isa2hwcap[]Andrew Jones2022-12-091-9/+11
| * | | | | | riscv: mm: call best_map_size many times during linear-mappingQinglin Pan2022-12-091-4/+5
| * | | | | | Merge patch series "riscv: Fix crash during early errata patching"Palmer Dabbelt2022-12-083-18/+18
| |\ \ \ \ \ \
| | * | | | | | riscv: Move cast inside kernel_mapping_[pv]a_to_[vp]aSamuel Holland2022-12-082-17/+17
| | * | | | | | riscv: Fix crash during early errata patchingSamuel Holland2022-12-081-1/+1
| | | |/ / / / | | |/| | | |
| * | | | | | riscv: boot: add zstd supportJisheng Zhang2022-12-081-0/+3
| * | | | | | Merge patch series "RISC-V interrupt controller select cleanup"Palmer Dabbelt2022-12-082-5/+1
| |\ \ \ \ \ \
| | * | | | | | RISC-V: stop selecting SIFIVE_PLIC at the SoC levelConor Dooley2022-12-082-5/+1
| | |/ / / / /
| * | | | | | Merge patch series "Add PMEM support for RISC-V"Palmer Dabbelt2022-12-085-0/+29
| |\ \ \ \ \ \
| | * | | | | | RISC-V: Enable PMEM driversAnup Patel2022-12-081-0/+1
| | * | | | | | RISC-V: Implement arch specific PMEM APIsAnup Patel2022-12-083-0/+23
| | * | | | | | RISC-V: Fix MEMREMAP_WB for systems with SvpbmtAnup Patel2022-12-081-0/+5
| | |/ / / / /
| * | | | | | Merge patch "RISC-V: Fix unannoted hardirqs-on in return to userspace slow-path"Palmer Dabbelt2022-12-082-26/+26
| |\ \ \ \ \ \
| | * | | | | | RISC-V: Fix unannoted hardirqs-on in return to userspace slow-pathAndrew Bresticker2022-12-082-26/+26
| | |/ / / / /
| * | | | | | riscv: mm: notify remote harts about mmu cache updatesSergey Matyukevich2022-12-085-18/+42
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-07 08:49:05 +0000