summaryrefslogtreecommitdiffstats
path: root/arch/x86/kvm/vmx/pmu_intel.c
Commit message (Expand)AuthorAgeFilesLines
* KVM: x86: Making the module parameter of vPMU more commonLike Xu2022-01-171-1/+1
* KVM: x86/pmu: Fix available_event_types check for REF_CPU_CYCLES eventLike Xu2022-01-171-6/+12
* KVM: x86/pmu: Reuse pmc_perf_hw_id() and drop find_fixed_event()Like Xu2022-01-071-16/+3
* KVM: x86/pmu: Refactoring find_arch_event() to pmc_perf_hw_id()Like Xu2022-01-071-4/+5
* KVM: x86/pmu: Setup pmc->eventsel for fixed PMCsLike Xu2022-01-071-0/+16
* KVM: x86: avoid out of bounds indices for fixed performance countersPaolo Bonzini2022-01-071-3/+4
* kvm: x86: Convert return type of *is_valid_rdpmc_ecx() to boolJim Mattson2021-11-111-4/+3
* KVM: vPMU: Fill get_msr MSR_CORE_PERF_GLOBAL_OVF_CTRL w/ 0Wanpeng Li2021-10-221-4/+2
* KVM: x86/pmu: Introduce pmc->is_paused to reduce the call time of perf interf...Like Xu2021-08-041-2/+2
* KVM: vmx/pmu: Fix dummy check if lbr_desc->event is createdLike Xu2021-02-231-2/+2
* KVM: vmx/pmu: Release guest LBR event via lazy release mechanismLike Xu2021-02-041-1/+20
* KVM: vmx/pmu: Emulate legacy freezing LBRs on virtual PMILike Xu2021-02-041-0/+30
* KVM: vmx/pmu: Reduce the overhead of LBR pass-through or cancellationLike Xu2021-02-041-0/+13
* KVM: vmx/pmu: Pass-through LBR msrs when the guest LBR event is ACTIVELike Xu2021-02-041-3/+124
* KVM: vmx/pmu: Create a guest LBR event when vcpu sets DEBUGCTLMSR_LBRLike Xu2021-02-041-0/+63
* KVM: vmx/pmu: Add PMU_CAP_LBR_FMT check when guest LBR is enabledLike Xu2021-02-041-0/+7
* KVM: vmx/pmu: Add PMU_CAP_LBR_FMT check when guest LBR is enabledPaolo Bonzini2021-02-041-0/+19
* KVM: x86/pmu: preserve IA32_PERF_CAPABILITIES across CPUID refreshPaolo Bonzini2021-02-041-6/+10
* KVM: x86/pmu: Fix HW_REF_CPU_CYCLES event pseudo-encoding in intel_arch_events[]Like Xu2021-01-251-1/+1
* KVM: x86/pmu: Fix UBSAN shift-out-of-bounds warning in intel_pmu_refresh()Like Xu2021-01-251-0/+4
* KVM: x86: move MSR_IA32_PERF_CAPABILITIES emulation to common x86 codeVitaly Kuznetsov2020-07-101-17/+0
* KVM: VMX: Always treat MSR_IA32_PERF_CAPABILITIES as a valid PMU MSRSean Christopherson2020-06-041-1/+1
* KVM: x86/pmu: Support full width countingLike Xu2020-06-011-4/+48
* KVM: x86/pmu: Tweak kvm_pmu_get_msr to pass 'struct msr_data' inWei Wang2020-06-011-8/+11
* KVM: VMX: Directly query Intel PT mode when refreshing PMUsSean Christopherson2020-03-161-1/+1
* KVM: x86: Adjust counter sample period after a wrmsrEric Hankland2020-03-161-0/+6
* KVM: x86: Fix perfctr WRMSR for running countersEric Hankland2020-02-051-5/+4
* KVM: x86: Protect pmu_intel.c from Spectre-v1/L1TF attacksMarios Pomonis2020-01-271-8/+16
* KVM: nVMX: Expose load IA32_PERF_GLOBAL_CTRL VM-{Entry,Exit} controlOliver Upton2019-11-151-0/+3
* KVM: VMX: Add helper to check reserved bits in IA32_PERF_GLOBAL_CTRLOliver Upton2019-11-151-1/+1
* KVM: x86/vPMU: Add lazy mechanism to release perf_event per vPMCLike Xu2019-11-151-0/+6
* KVM: x86/vPMU: Reuse perf_event to avoid unnecessary pmc_reprogram_counterLike Xu2019-11-151-0/+2
* KVM: x86/vPMU: Introduce a new kvm_pmu_ops->msr_idx_to_pmc callbackLike Xu2019-11-151-0/+13
* KVM: x86/vPMU: Rename pmu_ops callbacks from msr_idx to rdpmc_ecxLike Xu2019-11-151-5/+5
* kvm: vmx: Limit guest PMCs to those supported on the hostJim Mattson2019-10-011-2/+5
* KVM: x86/vPMU: reset pmc->counter to 0 for pmu fixed_countersLike Xu2019-07-171-3/+8
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 499Thomas Gleixner2019-06-191-4/+1
* KVM: x86/pmu: do not mask the value that is written to fixed PMUsPaolo Bonzini2019-05-241-5/+8
* KVM: x86/pmu: mask the result of rdpmc according to the width of the countersPaolo Bonzini2019-05-241-4/+9
* KVM: x86: Add support of clear Trace_ToPA_PMI statusLuwei Kang2019-04-301-1/+7
* KVM: VMX: Move VMX specific files to a "vmx" subdirectorySean Christopherson2018-12-141-0/+358
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-17 08:11:23 +0000