summaryrefslogtreecommitdiffstats
path: root/arch/x86/mm/tlb.c
Commit message (Expand)AuthorAgeFilesLines
* x86/membarrier: Get rid of a dubious optimizationAndy Lutomirski2020-12-091-2/+8
* x86/platform/uv: Remove UV BAU TLB Shootdown HandlerMike Travis2020-10-071-24/+0
* cpuidle: Make CPUIDLE_FLAG_TLB_FLUSHED genericPeter Zijlstra2020-08-261-11/+2
* Merge tag 'x86-mm-2020-06-05' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds2020-06-051-6/+378
|\
| * x86/tlb: Move PCID helpers where they are usedThomas Gleixner2020-04-261-0/+120
| * x86/tlb: Uninline nmi_uaccess_okay()Thomas Gleixner2020-04-261-0/+32
| * x86/tlb: Move __flush_tlb_all() out of lineThomas Gleixner2020-04-261-7/+22
| * x86/tlb: Move flush_tlb_others() out of lineThomas Gleixner2020-04-261-2/+9
| * x86/tlb: Move __flush_tlb_one_kernel() out of lineThomas Gleixner2020-04-261-1/+33
| * x86/tlb: Move __flush_tlb_one_user() out of lineThomas Gleixner2020-04-261-1/+55
| * x86/tlb: Move __flush_tlb_global() out of lineThomas Gleixner2020-04-261-0/+41
| * x86/tlb: Move __flush_tlb() out of lineThomas Gleixner2020-04-261-1/+32
| * x86/cr4: Sanitize CR4.PCE updateThomas Gleixner2020-04-241-1/+21
| * x86/tlb: Uninline __get_current_cr3_fast()Thomas Gleixner2020-04-241-0/+20
* | x86/mm: remove vmalloc faultingJoerg Roedel2020-06-021-37/+0
|/
* smp: Remove allocation mask from on_each_cpu_cond.*()Sebastian Andrzej Siewior2020-01-241-1/+1
* x86/mm: Avoid redundant interrupt disable in load_mm_cr4()Jan Kiszka2019-07-241-1/+1
* Merge tag 'v5.2-rc4' into mauroJonathan Corbet2019-06-141-0/+1
|\
| * treewide: Add SPDX license identifier for missed filesThomas Gleixner2019-05-211-0/+1
* | docs: fix broken documentation linksMauro Carvalho Chehab2019-06-081-1/+1
|/
* x86/mm/tlb: Remove 'struct flush_tlb_info' from the stackNadav Amit2019-04-261-34/+82
* x86/mm/tlb: Revert "x86/mm: Align TLB invalidation info"Peter Zijlstra2019-04-161-1/+1
* x86/mm/tlb: Remove unused cpu variableShaokun Zhang2019-01-291-3/+0
* x86/mm/cpa: Optimize cpa_flush_array() TLB invalidationPeter Zijlstra2018-12-171-1/+3
* x86/speculation: Prepare for conditional IBPB in switch_mm()Thomas Gleixner2018-11-281-29/+86
* Merge branch 'x86-pti-for-linus' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds2018-10-231-11/+20
|\
| * x86/speculation: Apply IBPB more strictly to avoid cross-process data leakJiri Kosina2018-09-261-11/+20
* | x86/mm/tlb: Make lazy TLB mode lazierRik van Riel2018-10-091-9/+58
* | x86/mm/tlb: Add freed_tables element to flush_tlb_infoRik van Riel2018-10-091-0/+1
* | x86/mm/tlb: Add freed_tables argument to flush_tlb_mm_rangeRik van Riel2018-10-091-1/+2
* | x86/mm/tlb: Restructure switch_mm_irqs_off()Rik van Riel2018-10-091-33/+33
* | x86/mm/tlb: Always use lazy TLB modeRik van Riel2018-10-091-14/+1
* | x86/mm: Page size aware flush_tlb_mm_range()Peter Zijlstra2018-10-091-9/+8
|/
* x86/nmi: Fix NMI uaccess race against CR3 switchingAndy Lutomirski2018-08-311-0/+7
* x86/mm/tlb: Revert the recent lazy TLB patchesPeter Zijlstra2018-08-221-152/+53
* x86/mm/tlb: Make clear_asid_other() staticzhong jiang2018-07-241-1/+1
* x86/mm/tlb: Skip atomic operations for 'init_mm' in switch_mm_irqs_off()Rik van Riel2018-07-171-5/+12
* x86/mm/tlb: Always use lazy TLB modeRik van Riel2018-07-171-14/+1
* x86/mm/tlb: Only send page table free TLB flush to lazy TLB CPUsRik van Riel2018-07-171-4/+39
* x86/mm/tlb: Make lazy TLB mode lazierRik van Riel2018-07-171-9/+59
* x86/mm/tlb: Restructure switch_mm_irqs_off()Rik van Riel2018-07-171-30/+30
* x86/mm/tlb: Leave lazy TLB mode at page table free timeRik van Riel2018-07-171-0/+27
* x86/mm: Stop pretending pgtable_l5_enabled is a variableKirill A. Shutemov2018-05-191-1/+1
* Merge tag 'v4.16-rc3' into x86/mm, to pick up fixesIngo Molnar2018-02-261-3/+3
|\
| * Merge branch 'x86-pti-for-linus' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds2018-02-141-3/+3
| |\
| | * x86/mm: Rename flush_tlb_single() and flush_tlb_one() to __flush_tlb_one_[use...Andy Lutomirski2018-02-151-3/+3
* | | x86/mm: Replace compile-time checks for 5-level paging with runtime-time checksKirill A. Shutemov2018-02-161-1/+1
* | | x86/mm: Align TLB invalidation infoNadav Amit2018-02-131-1/+1
|/ /
* | Merge branch 'linus' into sched/urgent, to resolve conflictsIngo Molnar2018-02-061-1/+32
|\|
| * x86/speculation: Use Indirect Branch Prediction Barrier in context switchTim Chen2018-01-301-1/+32