summaryrefslogtreecommitdiffstats
path: root/drivers/clk/rockchip/clk-rk3188.c
Commit message (Expand)AuthorAgeFilesLines
* clk: rockchip: use clock ids for memory controller parts on rk3066/rk3188Heiko Stuebner2017-01-131-2/+2
* clk: rockchip: add 400MHz to rk3066 clock rates tablePaweł Jarosz2016-11-051-0/+1
* clk: rockchip: Use clock ids for cpu and peri clocks on rk3066Paweł Jarosz2016-10-211-6/+6
* clk: rockchip: release io resource when failing to init clkShawn Lin2016-03-271-0/+1
* clk: rockchip: Add support for multiple clock providersXing Zheng2016-03-271-13/+31
* clk: rockchip: allow varying mux parameters for cpuclk pll-sourcesXing Zheng2016-03-271-0/+6
* clk: rockchip: convert manually created factor clocks to the new typeHeiko Stuebner2016-02-041-7/+2
* clk: rockchip: Allow sclk_i2s0 and i2s0_frac to change their parents rate on ...Alexander Kochetkov2016-01-291-2/+2
* clk: rockchip: add hclk_cpubus to the list of rk3188 critical clocksAlexander Kochetkov2016-01-261-0/+1
* clk: rockchip: add tsadc clock on rk3066Paweł Jarosz2016-01-261-1/+1
* clk: rockchip: fix usbphy-related clocksHeiko Stuebner2016-01-251-8/+3
* Merge branch 'clk-rockchip' into clk-nextMichael Turquette2016-01-021-20/+50
|\
| * clk: rockchip: fix section mismatches with new child-clocksHeiko Stübner2016-01-021-20/+50
* | Merge branch 'clk-rockchip' into clk-nextMichael Turquette2015-12-231-40/+40
|\|
| * clk: rockchip: include downstream muxes into fractional dividersHeiko Stuebner2015-12-231-40/+40
* | clk: rockchip: only enter pll slow-mode directly before reboots on rk3288Heiko Stuebner2015-12-211-1/+1
|/
* clk: rockchip: Add pclk_peri to critical clocks on RK3066/RK3188Romain Perier2015-09-101-0/+1
* clk: rockchip: add pclk_cpu to the list of rk3188 critical clocksMichael Niewoehner2015-09-101-0/+1
* clk: rockchip: handle critical clocks after registering all clocksHeiko Stuebner2015-09-101-2/+5
* clk: rockchip: Fix SPIF special clock definitionSjoerd Simons2015-08-121-3/+3
* clk: rockchip: Fix PLL bandwidthDouglas Anderson2015-07-281-1/+1
* Merge branch 'cleanup-clk-h-includes' into clk-nextStephen Boyd2015-07-281-0/+1
|\
| * clk: rockchip: Properly include clk.hStephen Boyd2015-07-201-0/+1
* | clk: rockchip: define the inverters of rk3066/rk3188 and rk3288Heiko Stuebner2015-07-061-1/+8
|/
* clk: rockchip: Staticize file-scope declarationsKrzysztof Kozlowski2015-05-051-1/+1
* clk: don't use __initconst for non-const arraysUwe Kleine-König2015-04-121-1/+1
* clk: rockchip: fix rk3066 pll lock bit locationHeiko Stuebner2014-12-281-2/+13
* clk: rockchip: Fix clock gate for rk3188 hclk_emem_periRomain Perier2014-12-211-1/+1
* clk: rockchip: add CLK_IGNORE_UNUSED flag to fix rk3066/rk3188 USB HostJulien CHAUVEAU2014-12-211-4/+6
* clk: rockchip: add ROCKCHIP_PLL_SYNC_RATE flag to some pllsHeiko Stuebner2014-11-251-2/+2
* clk: rockchip: add ability to specify pll-specific flagsHeiko Stuebner2014-11-251-4/+4
* clk: rockchip: fix rk3188 USB HSIC PHY clock dividerJulien CHAUVEAU2014-11-231-1/+1
* clk: rockchip: fix clock gate for rk3188 spdif_preJulien CHAUVEAU2014-11-231-16/+9
* clk: rockchip: fix parent clock for rk3188 hclk_lcdc1Julien CHAUVEAU2014-11-181-1/+1
* clk: rockchip: fix rk3188 hsadc_frac definitionHeiko Stübner2014-11-071-2/+2
* clk: rockchip: disable unused clocksKever Yang2014-11-041-19/+19
* clk: rockchip: add restart handlerHeiko Stübner2014-10-011-0/+2
* clk: rockchip: switch to using the new cpuclk type for armclkHeiko Stuebner2014-09-271-4/+100
* clk: rockchip: make tightly bound armclk child-clocks read-onlyHeiko Stuebner2014-09-271-8/+18
* clk: rockchip: reparent aclk_cpu_pre to the gpllHeiko Stuebner2014-09-271-0/+21
* clk: rockchip: fix rk3066 pll status register locationHeiko Stuebner2014-09-271-3/+7
* clk: rockchip: also protect hclk_peri as criticalHeiko Stübner2014-09-101-0/+1
* clk: rockchip: protect critical clocks from getting disabledHeiko Stübner2014-09-021-0/+7
* clk: rockchip: add clock driver for rk3188 and rk3066 clocksHeiko Stübner2014-07-131-0/+672
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-25 16:04:20 +0000