| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | clk: Remove io.h from clk-provider.h | Stephen Boyd | 2019-05-15 | 26 | -0/+26 |
| *-. | Merge branches 'clk-stm32f4', 'clk-tegra', 'clk-at91', 'clk-sifive-fu540' and... | Stephen Boyd | 2019-05-07 | 2 | -3/+3 |
| |\ \ |
|
| | | * | clk: sunxi-ng: Use the correct style for SPDX License Identifier | Nishad Kamdar | 2019-05-01 | 2 | -3/+3 |
| | |/ |
|
| | | | |
| | \ | |
| *-. \ | Merge branches 'clk-hisi', 'clk-lochnagar', 'clk-allwinner', 'clk-rockchip' a... | Stephen Boyd | 2019-05-07 | 6 | -13/+23 |
| |\ \ \
| | |/
| |/| |
|
| | | * | clk: sunxi-ng: sun5i: Export the MBUS clock | Maxime Ripard | 2019-04-10 | 1 | -4/+0 |
| | | * | clk: sunxi-ng: a83t: Add pll-video0 as parent of csi-mclk | Chen-Yu Tsai | 2019-04-09 | 1 | -2/+3 |
| | | * | clk: sunxi-ng: h6: Allow video & vpu clocks to change parent rate | Jernej Skrabec | 2019-04-04 | 1 | -3/+3 |
| | | * | clk: sunxi-ng: h6: Preset hdmi-cec clock parent | Jernej Skrabec | 2019-04-03 | 1 | -0/+11 |
| | | * | clk: sunxi-ng: f1c100s: fix USB PHY gate bit offset | Icenowy Zheng | 2019-03-18 | 1 | -1/+1 |
| | | * | clk: sunxi-ng: Allow DE clock to set parent rate | Jernej Skrabec | 2019-03-18 | 3 | -3/+5 |
| | |/ |
|
| * | | clk: sunxi-ng: nkmp: Explain why zero width check is needed | Jernej Skrabec | 2019-04-04 | 1 | -0/+6 |
| * | | clk: sunxi-ng: nkmp: Avoid GENMASK(-1, 0) | Jernej Skrabec | 2019-04-03 | 1 | -5/+13 |
| |/ |
|
| *-. | Merge branches 'clk-optional', 'clk-devm-clkdev-register', 'clk-allwinner', '... | Stephen Boyd | 2019-03-08 | 1 | -1/+1 |
| |\ \ |
|
| | | * | clk: sunxi-ng: sun8i-a23: Enable PLL-MIPI LDOs when ungating it | Chen-Yu Tsai | 2019-01-25 | 1 | -1/+1 |
| | |/ |
|
| * | | clk: sunxi: A31: Fix wrong AHB gate number | Andre Przywara | 2019-01-28 | 1 | -2/+2 |
| * | | clk: sunxi-ng: v3s: Fix TCON reset de-assert bit | Paul Kocialkowski | 2019-01-22 | 1 | -1/+1 |
| |/ |
|
| * | clk: sunxi-ng: a64: Allow parent change for VE clock | Jernej Skrabec | 2018-12-10 | 1 | -1/+1 |
| * | clk: sunxi-ng: a33: Set CLK_SET_RATE_PARENT for all audio module clocks | Chen-Yu Tsai | 2018-12-05 | 1 | -3/+3 |
| * | clk: sunxi-ng: a33: Use sigma-delta modulation for audio PLL | Chen-Yu Tsai | 2018-12-05 | 1 | -13/+24 |
| * | clk: sunxi-ng: h3: Allow parent change for ve clock | Jernej Skrabec | 2018-12-04 | 1 | -1/+1 |
| * | clk: sunxi-ng: add support for suniv F1C100s SoC | Mesih Kilinc | 2018-12-04 | 4 | -0/+581 |
| * | clk: sunxi-ng: h3/h5: Fix CSI_MCLK parent | Chen-Yu Tsai | 2018-12-03 | 1 | -1/+1 |
| * | clk: sunxi-ng: r40: Force LOSC parent to RTC LOSC output | Chen-Yu Tsai | 2018-11-30 | 1 | -0/+11 |
| * | clk: sunxi-ng: sun50i: a64: Use sigma-delta modulation for audio PLL | Chen-Yu Tsai | 2018-11-23 | 1 | -13/+24 |
| * | clk: sunxi-ng: a64: Fix gate bit of DSI DPHY | Jagan Teki | 2018-11-13 | 1 | -1/+1 |
| * | clk: sunxi-ng: Enable DE2_CCU for SUN8I and SUN50I | Jagan Teki | 2018-11-13 | 1 | -0/+1 |
| * | clk: sunxi-ng: Add support for H6 DE3 clocks | Jernej Skrabec | 2018-11-05 | 2 | -4/+71 |
| * | clk: sunxi-ng: h6: Set video PLLs limits | Jernej Skrabec | 2018-11-05 | 1 | -0/+4 |
| * | clk: sunxi-ng: Use u64 for calculation of NM rate | Jernej Skrabec | 2018-11-05 | 1 | -3/+15 |
| * | clk: sunxi-ng: Adjust MP clock parent rate when allowed | Jernej Skrabec | 2018-11-05 | 1 | -2/+62 |
| * | clk: sunxi-ng: sun50i: h6: Fix MMC clock mux width | Jagan Teki | 2018-11-05 | 1 | -3/+3 |
| * | clk: sunxi-ng: enable so-said LDOs for A64 SoC's pll-mipi clock | Icenowy Zheng | 2018-11-05 | 1 | -1/+6 |
| * | Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl... | Linus Torvalds | 2018-10-31 | 10 | -86/+143 |
| |\ |
|
| | * | dt-bindings: clock: sun50i-a64-ccu: Add PLL_VIDEO0 macro | Jagan Teki | 2018-09-05 | 1 | -1/+3 |
| | * | clk: sunxi-ng: a64: Add max. rate constraint to video PLLs | Icenowy Zheng | 2018-09-05 | 1 | -24/+26 |
| | * | clk: sunxi-ng: a64: Add minimal rate for video PLLs | Jagan Teki | 2018-09-05 | 1 | -22/+24 |
| | * | clk: sunxi-ng: sun50i: h6: Add 2x fixed post-divider to MMC module clocks | Icenowy Zheng | 2018-09-05 | 1 | -20/+23 |
| | * | clk: sunxi-ng: a83t: Add max. rate constraint to video PLLs | Jernej Skrabec | 2018-08-27 | 1 | -0/+2 |
| | * | clk: sunxi-ng: nkmp: Add constraint for maximum rate | Jernej Skrabec | 2018-08-27 | 2 | -0/+8 |
| | * | clk: sunxi-ng: r40: Add max. rate constraint to video PLLs | Jernej Skrabec | 2018-08-27 | 1 | -26/+26 |
| | * | clk: sunxi-ng: h3/h5: Add max. rate constraint to pll-video | Jernej Skrabec | 2018-08-27 | 1 | -12/+13 |
| | * | clk: sunxi-ng: Add maximum rate constraint to NM PLLs | Jernej Skrabec | 2018-08-27 | 2 | -0/+37 |
| | * | clk: sunxi-ng: h6: fix PWM gate/reset offset | Rongyi Chen | 2018-08-27 | 1 | -1/+1 |
| | * | clk: sunxi-ng: h6: fix bus clocks' divider position | Icenowy Zheng | 2018-08-27 | 1 | -4/+4 |
| * | | clk: sunxi-ng: sun4i: Set VCO and PLL bias current to lowest setting | Chen-Yu Tsai | 2018-09-07 | 1 | -1/+9 |
| |/ |
|
| * | Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl... | Linus Torvalds | 2018-08-15 | 3 | -35/+42 |
| |\ |
|
| | * | clk: sunxi-ng: add A64 compatible string | Icenowy Zheng | 2018-06-27 | 1 | -7/+4 |
| | * | clk: sunxi-ng: r40: Export video PLLs | Jernej Skrabec | 2018-06-27 | 1 | -2/+6 |
| | * | clk: sunxi-ng: r40: Allow setting parent rate to display related clocks | Jernej Skrabec | 2018-06-27 | 1 | -4/+8 |
| | * | clk: sunxi-ng: r40: Add minimal rate for video PLLs | Jernej Skrabec | 2018-06-27 | 1 | -22/+24 |
