index
:
linux.git
arm64-uaccess
link_path_walk
linus
master
mmu_gather-race-fix
proc-cmdline
runtime-constants
tty-splice
word-at-a-time
x86-rep-insns
x86-uaccess-cleanup
Linux kernel mainline tree
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
tegra
/
clk-pll.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
clk: tegra: Support runtime PM and power domain
Dmitry Osipenko
2021-12-15
1
-1
/
+1
*
clk: tegra: Don't allow zero clock rate for PLLs
Dmitry Osipenko
2021-05-31
1
-0
/
+3
*
clk: tegra: Ensure that PLLU configuration is applied properly
Dmitry Osipenko
2021-05-31
1
-5
/
+4
*
clk: tegra: Don't enable PLLE HW sequencer at init
JC Kuo
2021-03-24
1
-12
/
+0
*
clk: tegra: Always program PLL_E when enabled
Thierry Reding
2020-09-21
1
-3
/
+0
*
clk: tegra: Capitalization fixes
Thierry Reding
2020-09-21
1
-2
/
+2
*
clk: tegra: pll: Improve PLLM enable-state detection
Dmitry Osipenko
2020-07-27
1
-5
/
+15
*
clk: tegra: pll: Add pre/post rate-change hooks
Dmitry Osipenko
2020-05-12
1
-1
/
+11
*
clk: tegra: pll: Save and restore pll context
Sowjanya Komatineni
2019-11-11
1
-32
/
+54
*
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 201
Thomas Gleixner
2019-05-30
1
-12
/
+1
*
clk: tegra: Fix PLLM programming on Tegra124+ when PMC overrides divider
Dmitry Osipenko
2019-04-25
1
-2
/
+2
*
clk: tegra: Don't enable already enabled PLLs
Dmitry Osipenko
2019-04-19
1
-13
/
+37
*
clk: tegra: Return the exact clock rate from clk_round_rate
Robert Yang
2018-12-14
1
-3
/
+4
*
clk: tegra: Fix pll_u rate configuration
Marcel Ziswiler
2018-03-12
1
-0
/
+2
*
clk: tegra: Fix T210 PLLRE registration
Alex Frid
2017-08-23
1
-20
/
+1
*
clk: tegra: Update T210 PLLSS (D2/DP) registration
Alex Frid
2017-08-23
1
-39
/
+9
*
clk: tegra: Re-factor T210 PLLX registration
Alex Frid
2017-08-23
1
-40
/
+0
*
clk: tegra: change post IDDQ release delay to 5us
Peter De Schrijver
2017-08-23
1
-1
/
+1
*
clk: tegra: Init cfg structure in _get_pll_mnp
Peter De Schrijver
2017-08-23
1
-0
/
+2
*
clk: tegra: Enable PLL_SS for Tegra210
Peter De Schrijver
2017-08-23
1
-1
/
+1
*
clk: tegra: fix SS control on PLL enable/disable
Peter De Schrijver
2017-08-23
1
-20
/
+24
*
clk: tegra: Rework pll_u
Peter De Schrijver
2017-03-20
1
-174
/
+0
*
clk: tegra: Initialize UTMI PLL when enabling PLLU
Andrew Bresticker
2016-06-30
1
-0
/
+505
*
clk: tegra: Fix pllre Tegra210 and add pll_re_out1
Rhyland Klein
2016-04-28
1
-0
/
+46
*
clk: tegra: Fix PLLE SS coefficients
Mark Kuo
2016-02-02
1
-6
/
+12
*
clk: tegra: Fix typos around clearing PLLE bits during enable
Rhyland Klein
2016-02-02
1
-2
/
+2
*
clk: tegra: Do not disable PLLE when under hardware control
Mark Kuo
2016-02-02
1
-7
/
+15
*
clk: tegra: pll: Fix potential sleeping-while-atomic
Andrew Bresticker
2016-02-02
1
-3
/
+3
*
clk: tegra: Read correct IDDQ register in PLL_SS registration
Bill Huang
2015-12-17
1
-4
/
+7
*
clk: tegra: Fix WARN_ON in PLL_RE registration
Bill Huang
2015-12-17
1
-1
/
+2
*
clk: tegra: pll: Fix issues with rates for VCO PLLs
Andrew Bresticker
2015-12-17
1
-4
/
+12
*
clk: tegra: Add support for Tegra210 clocks
Rhyland Klein
2015-12-17
1
-0
/
+5
*
clk: tegra: pll: Add logic for SS
Bill Huang
2015-12-17
1
-1
/
+24
*
clk: tegra: pll: Add dyn_ramp callback
Rhyland Klein
2015-12-17
1
-0
/
+7
*
clk: tegra: pll: Add Set_default logic
Bill Huang
2015-12-17
1
-11
/
+28
*
clk: tegra: pll: Adjust vco_min if SDM present
Bill Huang
2015-12-17
1
-0
/
+28
*
clk: tegra: pll: Add support for PLLMB for Tegra210
Rhyland Klein
2015-12-17
1
-5
/
+43
*
clk: tegra: pll: Add specialized logic for Tegra210
Rhyland Klein
2015-12-17
1
-2
/
+322
*
clk: tegra: pll: Update PLLM handling
Danny Huang
2015-11-20
1
-49
/
+7
*
clk: tegra: pll: Fix _pll_ramp_calc_pll logic and _calc_dynamic_ramp_rate
Rhyland Klein
2015-11-20
1
-41
/
+50
*
clk: tegra: pll: Add code to handle if resets are supported by PLL
Bill Huang
2015-11-20
1
-0
/
+12
*
clk: tegra: pll: Add logic for out-of-table rates for T210
Rhyland Klein
2015-11-20
1
-2
/
+22
*
clk: tegra: pll: Add logic for handling SDM data
Rhyland Klein
2015-11-20
1
-1
/
+65
*
clk: tegra: pll: Don't unconditionally set LOCK flags
Rhyland Klein
2015-11-20
1
-9
/
+2
*
clk: tegra: pll: Update warning message
Rhyland Klein
2015-11-20
1
-1
/
+2
*
clk: tegra: pll: Simplify clk_enable_path
Rhyland Klein
2015-11-20
1
-54
/
+22
*
clk: tegra: pll: Add tegra_pll_wait_for_lock to clk header
Rhyland Klein
2015-11-20
1
-0
/
+5
*
clk: tegra: Constify pdiv-to-hw mappings
Thierry Reding
2015-11-20
1
-3
/
+3
*
clk: tegra: Miscellaneous coding style cleanups
Thierry Reding
2015-11-18
1
-3
/
+3
*
clk: Convert __clk_get_name(hw->clk) to clk_hw_get_name(hw)
Stephen Boyd
2015-08-24
1
-4
/
+4
[next]