summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* clk: mvebu: use correct bit for 98DX3236 NANDChris Packham2018-06-011-1/+1
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2018-04-13158-3894/+14649
|\
| * Merge branch 'clk-davinci' into clk-nextStephen Boyd2018-04-062-0/+8
| |\
| | * clk: davinci: add a reset lookup table for psc0Bartosz Golaszewski2018-04-062-0/+8
| | |
| | \
| | \
| | \
| | \
| | \
| | \
| | \
| *-------. \ Merge branches 'clk-stratix10', 'clk-imx', 'clk-bcm', 'clk-cs2000' and 'clk-i...Stephen Boyd2018-04-0618-70/+1299
| |\ \ \ \ \ \
| | | | | | * | clk: imx: add clock driver for imx6sllBai Ping2018-04-062-0/+341
| | | | | | * | clk: imx: add new gate/gate2 wrapper funtionBai Ping2018-04-061-0/+14
| | | | | | * | clk: imx: Add CLK_IS_CRITICAL flag for busy divider and busy muxBai Ping2018-04-061-2/+2
| | | | | * | | clk: cs2000: set pm_ops in hibernate-compatible wayNikita Yushchenko2018-04-061-1/+1
| | | | | |/ /
| | | | * / / clk: bcm2835: De-assert/assert PLL reset signal when appropriateBoris Brezillon2018-04-061-3/+5
| | | | |/ /
| | | * | | clk: imx7d: Move clks_init_on before any clock operationsDong Aisheng2018-04-061-7/+7
| | | * | | clk: imx7d: Correct ahb clk parent selectAnson Huang2018-04-061-1/+1
| | | * | | clk: imx7d: Correct dram pll typeAnson Huang2018-04-061-1/+3
| | | * | | clk: imx7d: Add USB clock informationPeter Chen2018-04-061-1/+8
| | | * | | clk: imx: pllv2: avoid using uninitialized valuesLucas Stach2018-03-161-1/+5
| | | * | | Merge tag 'clk-imx-4.17-misc' of git://git.kernel.org/pub/scm/linux/kernel/gi...Stephen Boyd2018-03-143-48/+55
| | | |\ \ \
| | | | * | | clk: imx6ull: Add epdc_podf instead of sim_podfLeonard Crestez2018-03-131-1/+4
| | | | * | | clk: imx: imx7d: correct video pll clock treeAnson Huang2018-03-011-40/+44
| | | | * | | clk: imx: imx6sx: update cko mux optionsAnson Huang2018-02-221-7/+7
| | | | |/ /
| | * | / / clk: socfpga: stratix10: add clock driver for Stratix10 platformDinh Nguyen2018-04-068-5/+854
| | | |/ / | | |/| |
| | | | |
| | \ \ \
| | \ \ \
| | \ \ \
| | \ \ \
| | \ \ \
| | \ \ \
| | \ \ \
| *-------. \ \ \ Merge branches 'clk-davinci', 'clk-si544', 'clk-rockchip', 'clk-uniphier' and...Stephen Boyd2018-04-0629-45/+4394
| |\ \ \ \ \ \ \ \ | | | |_|_|_|_|_|/ | | |/| | | | | |
| | | | | | * | | clk: ti: fix flag space conflict with clkctrl clocksTero Kristo2018-04-051-4/+5
| | | | | * | | | clk: uniphier: add additional ethernet clock lines for Pro4Kunihiko Hayashi2018-04-051-0/+3
| | | | | * | | | clk: uniphier: add SATA clock control supportKunihiko Hayashi2018-04-051-0/+6
| | | | | * | | | clk: uniphier: add PCIe clock control supportKunihiko Hayashi2018-04-051-0/+3
| | | | | * | | | clk: uniphier: add ethernet clock control support for PXs3Kunihiko Hayashi2018-03-231-0/+2
| | | | | * | | | clk: uniphier: add Pro4/Pro5/PXs2 audio system clockKatsuhiro Suzuki2018-03-191-0/+11
| | | | | | |/ / | | | | | |/| |
| | | | * | | | clk: rockchip: assign correct id for pclk_ddr and hclk_sd in rk3399Lin Huang2018-03-231-2/+2
| | | | * | | | clk: rockchip: Fix error return in phase clock registrationShawn Lin2018-03-231-2/+4
| | | | * | | | clk: rockchip: Correct the behaviour of restoring cached phaseShawn Lin2018-03-231-2/+14
| | | | * | | | clk: rockchip: Fix wrong parents for MMC phase clock for rk3328Shawn Lin2018-03-231-8/+8
| | | | * | | | clk: rockchip: Fix wrong parent for SDMMC phase clock for rk3228Shawn Lin2018-03-231-1/+1
| | | | * | | | clk: rockchip: Add 1.6GHz PLL rate for rk3399Derek Basehore2018-03-141-0/+1
| | | | * | | | clk: rockchip: Restore the clock phase after the rate was changedShawn Lin2018-03-131-1/+38
| | | | * | | | clk: rockchip: Prevent calculating mmc phase if clock rate is zeroShawn Lin2018-03-051-0/+23
| | | | * | | | clk: rockchip: Free the memory on the error pathShawn Lin2018-03-021-4/+18
| | | | * | | | clk: rockchip: add flags for rk3328 dclk_lcdcZheng Yang2018-02-121-1/+1
| | | | * | | | clk: rockchip: remove ignore_unused flag from rk3328 vio_h2p clocksHeiko Stuebner2018-02-121-2/+2
| | | | * | | | clk: rockchip: protect all remaining rk3328 interconnect clocksHeiko Stuebner2018-02-121-19/+37
| | | | * | | | clk: rockchip: export sclk_hdmi_sfc on rk3328Heiko Stuebner2018-02-121-1/+1
| | | | * | | | clk: rockchip: fix hclk_vio_niu on rk3328Heiko Stuebner2018-02-121-1/+2
| | | | |/ / /
| | | * / / / clk: Add driver for the si544 clock generator chipMike Looijmans2018-03-233-0/+421
| | | |/ / /
| | * | | | clk: davinci: Remove redundant dev_err callsWei Yongjun2018-03-232-6/+2
| | * | | | clk: davinci: cfgchip: Add TI DA8XX USB PHY clocksDavid Lechner2018-03-201-0/+351
| | * | | | clk: davinci: New driver for TI DA8XX CFGCHIP clocksDavid Lechner2018-03-202-0/+441
| | * | | | clk: davinci: Add platform information for TI DM646x PSCDavid Lechner2018-03-204-0/+83
| | * | | | clk: davinci: Add platform information for TI DM644x PSCDavid Lechner2018-03-204-0/+86
| | * | | | clk: davinci: Add platform information for TI DM365 PSCDavid Lechner2018-03-204-0/+99
| | * | | | clk: davinci: Add platform information for TI DM355 PSCDavid Lechner2018-03-204-0/+91
| | * | | | clk: davinci: Add platform information for TI DA850 PSCDavid Lechner2018-03-204-0/+158
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-27 14:03:12 +0000