summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* clk: mediatek: mt7988-infracfg: fix clocks for 2nd PCIe portDaniel Golle2024-04-101-1/+1
* clk: mediatek: Do a runtime PM get on controllers during probePin-yen Lin2024-04-101-0/+15
* clk: Get runtime PM before walking tree for clk_summaryStephen Boyd2024-04-071-2/+12
* clk: Get runtime PM before walking tree during disable_unusedStephen Boyd2024-04-071-12/+105
* clk: Initialize struct clk_core kref earlierStephen Boyd2024-04-071-15/+13
* clk: Don't hold prepare_lock when calling kref_put()Stephen Boyd2024-04-071-7/+5
* clk: Remove prepare_lock hold assertion in __clk_release()Stephen Boyd2024-04-071-2/+0
* Merge tag 'soc-late-6.9' of git://git.kernel.org/pub/scm/linux/kernel/git/soc...Linus Torvalds2024-03-197-37/+70
|\
| * Merge tag 'omap-for-v6.9/dt-warnings-signed' of git://git.kernel.org/pub/scm/...Arnd Bergmann2024-03-047-37/+70
| |\
| | * clk: ti: Improve clksel clock bit parsing for reg propertyTony Lindgren2024-02-267-33/+60
| | * clk: ti: Handle possible address in the node nameTony Lindgren2024-02-261-4/+10
* | | Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2024-03-15131-1493/+8050
|\ \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| *-------. \ \ Merge branches 'clk-samsung', 'clk-imx', 'clk-rockchip', 'clk-clkdev' and 'cl...Stephen Boyd2024-03-1320-290/+1502
| |\ \ \ \ \ \ \
| | | | | | * | | clk: Add a devm variant of clk_rate_exclusive_get()Uwe Kleine-König2024-02-281-0/+19
| | | | | | | |/ | | | | | | |/|
| | | | | * / | clkdev: Update clkdev id usage to allow for longer namesMichael J. Ruhl2024-02-281-1/+1
| | | | | |/ /
| | | | * | | clk: rockchip: rk3399: Allow to set rate of clk_i2s0_frac's parentOndrej Jirman2024-02-271-3/+3
| | | | * | | clk: rockchip: rk3588: use linked clock ID for GATE_LINKSebastian Reichel2024-02-271-23/+23
| | | | * | | clk: rockchip: rk3588: fix indentSebastian Reichel2024-02-271-1/+1
| | | | * | | clk: rockchip: rk3588: fix pclk_vo0grf and pclk_vo1grfSebastian Reichel2024-02-271-6/+4
| | | | * | | Merge branch 'v6.9-shared/clkids' into v6.9-clk/nextHeiko Stuebner2024-02-273-1/+23
| | | | |\ \ \
| | | | * | | | clk: rockchip: rk3568: Add PLL rate for 128MHzChris Morgan2024-01-251-0/+1
| | | | | |/ / | | | | |/| |
| | | * | | | clk: imx: imx8mp: Fix SAI_MCLK_SEL definitionShengjiu Wang2024-02-261-3/+8
| | | * | | | clk: imx: scu: Use common error handling code in imx_clk_scu_alloc_dev()Markus Elfring2024-02-261-12/+10
| | | * | | | clk: imx: composite-8m: Delete two unnecessary initialisations in __imx8m_clk...Markus Elfring2024-02-261-2/+2
| | | * | | | clk: imx: composite-8m: Less function calls in __imx8m_clk_hw_composite() aft...Markus Elfring2024-02-261-5/+7
| | | |/ / /
| | * | | | clk: samsung: Add CPU clock support for Exynos850Sam Protsenko2024-02-252-0/+181
| | * | | | clk: samsung: Pass mask to wait_until_mux_stable()Sam Protsenko2024-02-251-7/+7
| | * | | | clk: samsung: Keep register offsets in chip specific structureSam Protsenko2024-02-251-70/+86
| | * | | | clk: samsung: Keep CPU clock chip specific data in a dedicated structSam Protsenko2024-02-251-14/+26
| | * | | | clk: samsung: Pass register layout type explicitly to CLK_CPU()Sam Protsenko2024-02-258-17/+29
| | * | | | clk: samsung: Pass actual CPU clock registers base to CPU_CLK()Sam Protsenko2024-02-256-39/+40
| | * | | | clk: samsung: Group CPU clock functions by chipSam Protsenko2024-02-251-53/+61
| | * | | | clk: samsung: Use single CPU clock notifier callback for all chipsSam Protsenko2024-02-251-35/+28
| | * | | | clk: samsung: Reduce params count in exynos_register_cpu_clock()Sam Protsenko2024-02-251-23/+23
| | * | | | clk: samsung: Pull struct exynos_cpuclk into clk-cpu.cSam Protsenko2024-02-252-35/+35
| | * | | | clk: samsung: Improve clk-cpu.c styleSam Protsenko2024-02-251-32/+33
| | * | | | clk: samsung: gs101: add support for cmu_peric1André Draszik2024-02-071-0/+346
| | * | | | clk: samsung: gs101: drop extra empty lineAndré Draszik2024-02-071-1/+0
| | * | | | clk: samsung: exynos850: Propagate SPI IPCLK rate changeSam Protsenko2024-02-011-16/+17
| | * | | | clk: samsung: gs101: gpio_peric0_pclk needs to be kept onAndré Draszik2024-02-011-1/+1
| | * | | | clk: samsung: exynos850: Add PDMA clocksSam Protsenko2024-01-231-1/+9
| | * | | | clk: samsung: gs101: add support for cmu_peric0Tudor Ambarus2024-01-231-0/+583
| | * | | | clk: samsung: gs101: register cmu_misc clocks earlyPeter Griffin2024-01-221-3/+9
| | | |_|/ | | |/| |
| | | | |
| | \ \ \
| | \ \ \
| | \ \ \
| | \ \ \
| | \ \ \
| | \ \ \
| | \ \ \
| *-------. \ \ \ Merge branches 'clk-remove', 'clk-amlogic', 'clk-qcom', 'clk-parent' and 'clk...Stephen Boyd2024-03-1382-1108/+5928
| |\ \ \ \ \ \ \ \
| | | | | | * | | | clk: microchip: mpfs: convert MSSPLL outputs to clk_dividerConor Dooley2024-02-061-67/+14
| | | | | | * | | | clk: microchip: mpfs: add missing MSSPLL outputsConor Dooley2024-02-061-0/+7
| | | | | | * | | | clk: microchip: mpfs: setup for using other mss pll outputsConor Dooley2024-02-061-11/+19
| | | | | | * | | | clk: microchip: mpfs: split MSSPLL in twoConor Dooley2024-02-061-58/+116
| | | | | | | |/ / | | | | | | |/| |
| | | | | * / | | clk: Fix clk_core_get NULL dereferenceBryan O'Donoghue2024-03-081-0/+3
| | | | | |/ / /
| | | | * | | | clk: qcom: gcc-ipq5018: fix register offset for GCC_UBI0_AXI_ARES resetGabor Juhos2024-03-031-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-11 19:13:52 +0000