summaryrefslogtreecommitdiffstats
path: root/drivers/cxl/core
Commit message (Expand)AuthorAgeFilesLines
* cxl/core: Fix potential payload size confusion in cxl_mem_get_poison()Dan Williams2024-04-221-21/+17
* cxl: Add checks to access_coordinate calculation to fail missing dataDave Jiang2024-04-081-1/+18
* cxl: Consolidate dport access_coordinate ->hb_coord and ->sw_coord into ->coordDave Jiang2024-04-082-38/+84
* cxl: Fix incorrect region perf data calculationDave Jiang2024-04-082-86/+44
* cxl: Fix retrieving of access_coordinates in PCIe pathDave Jiang2024-04-081-13/+22
* cxl: Remove checking of iter in cxl_endpoint_get_perf_coordinates()Dave Jiang2024-04-051-1/+1
* cxl/core: Fix initialization of mbox_cmd.size_out in get eventKwangjin Ko2024-04-031-1/+2
* cxl/core/regs: Fix usage of map->reg_type in cxl_decode_regblock() before ass...Dave Jiang2024-03-261-2/+3
* cxl/mem: Fix for the index of Clear Event Record HandleYuquan Wang2024-03-261-1/+1
* Merge tag 'trace-v6.9-2' of git://git.kernel.org/pub/scm/linux/kernel/git/tra...Linus Torvalds2024-03-181-7/+7
|\
| * cxl/trace: Properly initialize cxl_poison region nameAlison Schofield2024-03-181-7/+7
* | Merge branch 'for-6.9/cxl-fixes' into for-6.9/cxlDan Williams2024-03-131-15/+15
|\ \
| * | cxl: Fix the incorrect assignment of SSLBIS entry pointer initial locationDave Jiang2024-03-121-15/+15
| |/
* | Merge branch 'for-6.9/cxl-einj' into for-6.9/cxlDan Williams2024-03-131-0/+41
|\ \
| * | cxl/core: Add CXL EINJ debugfs filesBen Cheatham2024-03-121-0/+41
| |/
* | Merge branch 'for-6.9/cxl-qos' into for-6.9/cxlDan Williams2024-03-134-29/+323
|\ \
| * | cxl/region: Deal with numa nodes not enumerated by SRATDave Jiang2024-03-123-1/+12
| * | cxl/region: Add memory hotplug notifier for cxl regionDave Jiang2024-03-123-0/+77
| * | cxl/region: Add sysfs attribute for locality attributes of CXL regionsDave Jiang2024-03-121-0/+94
| * | cxl/region: Calculate performance data for a regionDave Jiang2024-03-122-0/+67
| * | cxl: Set cxlmd->endpoint before adding port deviceDave Jiang2024-03-121-1/+1
| * | cxl: Move QoS class to be calculated from the nearest CPUDave Jiang2024-03-121-3/+3
| * | cxl: Split out host bridge access coordinatesDave Jiang2024-03-122-9/+54
| * | cxl: Split out combine_coordinates() for common shared usageDave Jiang2024-03-122-25/+25
| * | ACPI: HMAT / cxl: Add retrieval of generic port coordinates for both access c...Dave Jiang2024-03-121-1/+1
| |/
* | lib/firmware_table: Provide buffer length argument to cdat_table_parse()Robert Richter2024-03-132-4/+10
* | cxl/pci: Get rid of pointer arithmetic reading CDAT tableRobert Richter2024-03-121-36/+41
* | cxl/pci: Rename DOE mailbox handle to doe_mbRobert Richter2024-03-121-10/+10
|/
* Merge branch 'for-6.8/cxl-cper' into for-6.8/cxlDan Williams2024-02-201-3/+3
|\
| * Merge tag 'efi-fixes-for-v6.8-1' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds2024-02-091-3/+3
| |\
| | * cxl/trace: Remove unnecessary memcpy'sIra Weiny2024-02-031-3/+3
* | | cxl/pci: Fix disabling memory if DVSEC CXL Range does not match a CFMWS windowRobert Richter2024-02-161-3/+3
* | | cxl: Fix sysfs export of qos_class for memdevDave Jiang2024-02-162-0/+64
* | | cxl: Remove unnecessary type cast in cxl_qos_class_verify()Dave Jiang2024-02-161-2/+1
* | | cxl: Change 'struct cxl_memdev_state' *_perf_list to single 'struct cxl_dpa_p...Dave Jiang2024-02-162-60/+26
* | | cxl/region: Allow out of order assembly of autodiscovered regionsAlison Schofield2024-02-161-10/+38
* | | cxl/region: Handle endpoint decoders in cxl_region_find_decoder()Alison Schofield2024-02-161-6/+8
* | | cxl/pci: Skip to handle RAS errors if CXL.mem device is detachedLi Ming2024-01-291-12/+31
|/ /
* / cxl/region：Fix overflow issue in alloc_hpa()Quanquan Cao2024-01-241-2/+2
|/
* cxl/core: use sysfs_emit() for attr's _show()Shiyang Ruan2024-01-121-1/+1
* Merge branch 'for-6.8/cxl-cper' into for-6.8/cxlDan Williams2024-01-092-52/+42
|\
| * cxl/pci: Register for and process CPER eventsIra Weiny2024-01-091-12/+28
| * cxl/events: Create a CXL event unionIra Weiny2024-01-092-23/+17
| * cxl/events: Separate UUID from event structuresIra Weiny2024-01-091-1/+1
| * cxl/events: Remove passing a UUID to known event tracesIra Weiny2024-01-092-15/+19
| * cxl/events: Create common event UUID definesIra Weiny2024-01-091-27/+3
| * cxl/trace: Pass UUID explicitly to event tracesIra Weiny2024-01-032-18/+18
* | Merge branch 'for-6.7/cxl' into for-6.8/cxlDan Williams2024-01-052-24/+14
|\ \
| * | cxl/port: Fix missing target list lockDan Williams2024-01-041-15/+7
| * | cxl/port: Fix decoder initialization when nr_targets > interleave_waysHuang Ying2024-01-041-1/+1
| |/
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-13 17:41:19 +0000