summaryrefslogtreecommitdiffstats
path: root/drivers/cxl/cxl.h
Commit message (Expand)AuthorAgeFilesLines
* cxl: update names for interleave ways conversion macrosDave Jiang2022-12-051-7/+7
* cxl: update names for interleave granularity conversion macrosDave Jiang2022-12-051-6/+7
* Merge branch 'for-6.2/cxl-xor' into for-6.2/cxlDan Williams2022-12-051-2/+9
|\
| * cxl/acpi: Support CXL XOR Interleave Math (CXIMS)Alison Schofield2022-12-031-2/+9
* | Merge branch 'for-6.2/cxl-aer' into for-6.2/cxlDan Williams2022-12-051-9/+29
|\ \
| * | cxl/pci: Add (hopeful) error handling supportDan Williams2022-12-031-0/+1
| * | cxl/pci: Find and map the RAS Capability StructureDan Williams2022-12-031-0/+19
| * | cxl/pci: Prepare for mapping RAS Capability StructureDan Williams2022-12-031-1/+3
| * | cxl/core/regs: Make cxl_map_{component, device}_regs() device genericDan Williams2022-12-031-8/+6
| |/
* | Merge branch 'for-6.2/cxl-security' into for-6.2/cxlDan Williams2022-12-051-0/+11
|\ \
| * | cxl/region: Manage CPU caches relative to DPA invalidation eventsDan Williams2022-12-031-0/+8
| * | cxl: add dimm_id support for __nvdimm_create()Dave Jiang2022-12-021-0/+3
* | | cxl/mem: Move devm_cxl_add_endpoint() from cxl_core to cxl_memDan Williams2022-12-051-2/+0
* | | cxl/acpi: Extract component registers of restricted hosts from RCRBRobert Richter2022-12-031-0/+16
* | | cxl/acpi: Move rescan to the workqueueDan Williams2022-12-021-1/+2
* | | cxl/pmem: Remove the cxl_pmem_wq and related infrastructureDan Williams2022-12-021-17/+0
* | | cxl/pmem: Refactor nvdimm device registration, delete the workqueueDan Williams2022-12-021-2/+5
* | | cxl/region: Drop redundant pmem region release handlingDan Williams2022-12-021-1/+0
|/ /
* | cxl: Replace HDM decoder granularity magic numbersAdam Manzanares2022-11-141-4/+7
* | cxl/core: Remove duplicate declaration of devm_cxl_iomap_block()Robert Richter2022-11-141-2/+0
|/
* cxl/region: Fix 'distance' calculation with passthrough portsDan Williams2022-11-041-0/+2
* cxl/pmem: Fix cxl_pmem_region and cxl_memdev leakDan Williams2022-11-041-1/+1
* cxl/region: describe targets and nr_targets members of cxl_region_paramsBagas Sanjaya2022-08-051-0/+2
* cxl/acpi: Minimize granularity for x1 interleavesDan Williams2022-08-011-0/+2
* cxl/region: prevent underflow in ways_to_cxl()Dan Carpenter2022-08-011-1/+1
* cxl/region: Introduce cxl_pmem_region objectsDan Williams2022-07-261-1/+35
* cxl/pmem: Fix offline_nvdimm_bus() to offline by bridgeDan Williams2022-07-261-0/+1
* cxl/region: Add region driver boiler plateDan Williams2022-07-261-0/+1
* cxl/hdm: Commit decoder state to hardwareDan Williams2022-07-251-1/+12
* cxl/region: Program target listsDan Williams2022-07-251-0/+2
* cxl/region: Attach endpoint decodersDan Williams2022-07-251-0/+20
* cxl/acpi: Add a host-bridge index lookup mechanismDan Williams2022-07-251-0/+2
* cxl/region: Enable the assignment of endpoint decoders to regionsDan Williams2022-07-251-0/+11
* cxl/region: Allocate HPA capacity to regionsDan Williams2022-07-251-0/+2
* cxl/region: Add interleave geometry attributesBen Widawsky2022-07-251-0/+33
* cxl/region: Add a 'uuid' attributeBen Widawsky2022-07-251-0/+25
* cxl/region: Add region creation supportBen Widawsky2022-07-211-0/+18
* cxl/mem: Enumerate port targets before adding endpointsDan Williams2022-07-211-0/+5
* cxl/port: Move dport tracking to an xarrayDan Williams2022-07-211-5/+7
* cxl/port: Move 'cxl_ep' references to an xarray per portDan Williams2022-07-211-3/+1
* cxl/port: Record parent dport when adding portsDan Williams2022-07-211-2/+5
* cxl/port: Record dport in endpoint referencesDan Williams2022-07-211-0/+2
* cxl/hdm: Track next decoder to allocateDan Williams2022-07-211-0/+2
* cxl/hdm: Add 'mode' attribute to decoder objectsDan Williams2022-07-211-0/+9
* cxl/hdm: Enumerate allocated DPADan Williams2022-07-211-0/+2
* cxl/core: Define a 'struct cxl_endpoint_decoder'Dan Williams2022-07-211-1/+14
* cxl/core: Define a 'struct cxl_root_decoder'Dan Williams2022-07-211-2/+13
* cxl/core: Define a 'struct cxl_switch_decoder'Dan Williams2022-07-211-8/+22
* cxl/port: Read CDAT tableIra Weiny2022-07-191-0/+7
* cxl/pmem: Delete unused nvdimm attributeDan Williams2022-07-111-1/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-21 22:44:18 +0000