summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/umc_v6_1.c
Commit message (Expand)AuthorAgeFilesLines
* drm/amdgpu: remove check for CE in RAS error address queryTao Zhou2022-10-111-7/+3
* drm/amdgpu: add umc_fill_error_record to make code more simpleTao Zhou2022-01-271-15/+3
* drm/amdgpu: Modify umc block to fit for the unified ras block data and opsyipechai2022-01-141-4/+8
* drm/amdgpu: split umc callbacks to ras and non-ras onesHawking Zhang2021-04-091-1/+3
* drm/amdgpu/umc: use "*" adjacent to data nameDeepak R Varma2020-11-021-2/+2
* drm/amdgpu: move umc specific macros to headerJohn Clements2020-07-231-14/+0
* drm/amdgpu: decouple EccErrCnt query and clear operationGuchun Chen2020-04-271-4/+79
* drm/amdgpu: switch to SMN interface to operate RSMU index modeGuchun Chen2020-04-271-5/+24
* drm/amdgpu: update page retirement sequenceJohn Clements2020-03-061-2/+5
* drm/amdgpu: toggle DF-Cstate when accessing UMC ras error related registersGuchun Chen2020-03-061-0/+16
* drm/amdgpu: preserve RSMU UMC index mode stateJohn Clements2020-01-141-2/+41
* drm/amdgpu: calculate MCUMC_ADDRT0 per asic's UMC offsetGuchun Chen2020-01-141-4/+6
* drm/amdgpu: updated UMC error address record with correct channel indexJohn Clements2020-01-071-33/+32
* drm/amdgpu: resolved bug in UMC RAS CE queryJohn Clements2020-01-071-12/+20
* drm/amdgpu: resolve bug in UMC 6 error counter queryJohn Clements2020-01-071-55/+64
* drm/amdgpu: update UMC 6.1 RAS error counter register access pathJohn Clements2020-01-071-5/+5
* drm/amdgpu: move umc offset to one new header file for ArcturusGuchun Chen2019-12-181-16/+1
* drm/amdgpu: Added RAS UMC error query support for ArcturusJohn Clements2019-12-111-14/+64
* drm/amdgpu: use GPU PAGE SHIFT for umc retired pageTao Zhou2019-10-031-1/+1
* drm/amdgpu: rename umc ras_init to err_cnt_initTao Zhou2019-09-161-4/+4
* drm/amdgpu: move umc late init from gmc to umc blockTao Zhou2019-09-161-0/+1
* drm/amdgpu: save umc error recordsTao Zhou2019-09-131-7/+32
* drm/amdgpu: implement UMC 64 bits REG operationsTao Zhou2019-08-091-5/+5
* drm/amdgpu: update the calc algorithm of umc ecc error countTao Zhou2019-08-021-4/+6
* drm/amdgpu: implement umc ras init functionTao Zhou2019-08-021-0/+32
* drm/amdgpu: apply umc_for_each_channel macro to umc_6_1Tao Zhou2019-08-021-56/+28
* drm/amdgpu: initialize new parameters and functions for amdgpu_umc structureTao Zhou2019-08-021-1/+9
* drm/amdgpu: remove the clear of MCA_ADDRTao Zhou2019-08-021-2/+0
* drm/amdgpu: query umc ras error addressTao Zhou2019-07-311-0/+80
* drm/amdgpu: add structures for umc error address translationTao Zhou2019-07-311-0/+10
* drm/amdgpu: update algorithm of umc uncorrectable error countingTao Zhou2019-07-311-6/+6
* drm/amdgpu: use 64bit operation macros for umcTao Zhou2019-07-311-17/+8
* drm/amdgpu: add umc v6_1 query error count supportHawking Zhang2019-07-311-0/+162
generated by cgit v1.2.3 (git 2.25.1) at 2025-01-14 14:31:26 +0000