summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/display/intel_audio.c
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: Add missing HDMI audio pixel clocks for gen12Kai Vehmanen2020-03-111-0/+8
* drm/i915: Get first crtc instead of PIPE_A crtcAnshuman Gupta2020-02-261-1/+1
* drm/i915/audio: Skip the cdclk modeset if no pipes attachedChris Wilson2020-02-041-4/+8
* drm/i915/display/audio: Make WARN* drm specific where drm_priv ptr is availablePankaj Bharadiya2020-02-021-8/+11
* drm/i915: Convert cdclk to global stateVille Syrjälä2020-01-311-9/+30
* drm/i915: Introduce better global state handlingVille Syrjälä2020-01-311-1/+1
* drm/i915: Extract intel_cdclk_stateVille Syrjälä2020-01-311-2/+2
* drm/i915/audio: use intel_de_*() functions for register accessJani Nikula2020-01-271-54/+58
* drm/i915/audio: convert to struct drm_device logging macros.Wambui Karuga2020-01-231-31/+42
* drm/i915: Use the passed in encoderVille Syrjälä2020-01-131-2/+2
* drm/i915: Limit audio CDCLK>=2*BCLK constraint back to GLK onlyKai Vehmanen2020-01-061-2/+2
* drm/i915: Perform automated conversions for crtc uapi/hw split, base -> uapi.Maarten Lankhorst2019-11-011-4/+4
* drm/i915: Perform automated conversions for crtc uapi/hw split, base -> hw.Maarten Lankhorst2019-11-011-2/+2
* drm/i915: Rework global state lockingVille Syrjälä2019-10-241-7/+3
* drm/i915: extend audio CDCLK>=2*BCLK constraint to more platformsKai Vehmanen2019-10-041-2/+2
* drm/i915: Fix audio power up sequence for gen10+ displayKai Vehmanen2019-10-041-0/+5
* drm/i915: save AUD_FREQ_CNTRL state at audio domain suspendKai Vehmanen2019-09-231-2/+15
* drm/i915: Prefer encoder->name over port_name()Ville Syrjälä2019-09-021-4/+6
* drm/i915: rename intel_drv.h to display/intel_display_types.hJani Nikula2019-08-071-1/+1
* drm/i915: Add N & CTS values for 10/12 bit deep colorAditya Swarup2019-07-031-11/+68
* drm/i915: Use port clock to set correct N valueAditya Swarup2019-07-031-3/+1
* drm/i915: move modesetting core code under display/Jani Nikula2019-06-171-0/+1104
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-01 06:51:56 +0000