summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/gt/intel_rc6.c
Commit message (Expand)AuthorAgeFilesLines
* drm/i915/mtl: C6 residency and C state type for MTL SAMediaBadal Nilawar2022-11-171-4/+13
* drm/i915/gt: Use RC6 residency types as arguments to residency functionsAshutosh Dixit2022-11-171-22/+33
* Merge tag 'drm-intel-next-2022-05-20' of git://anongit.freedesktop.org/drm/dr...Tvrtko Ursulin2022-05-231-2/+2
|\
| * drm/i915/pcode: Extend pcode functions for multiple gt'sAshutosh Dixit2022-05-201-2/+2
* | Merge drm/drm-next into drm-intel-gt-nextRodrigo Vivi2022-04-211-2/+3
|\|
| * drm/i915: Use str_on_off()Lucas De Marchi2022-03-021-2/+3
* | drm/i915: add i915_gem_object_create_region_at()Matthew Auld2022-03-161-3/+5
|/
* drm/i915: Only include i915_reg.h from .c filesMatt Roper2022-02-021-0/+1
* drm/i915: Move GT registers to their own header fileMatt Roper2022-02-021-0/+1
* Merge drm/drm-next into drm-intel-nextRodrigo Vivi2022-01-311-4/+11
|\
| * drm/i915/dg2: Add Wa_16011777198Matt Roper2021-12-021-4/+11
* | drm/i915/pcode: rename sandybridge_pcode_* to snb_pcode_*Jani Nikula2022-01-131-3/+2
* | drm/i915/gt: Move engine registers to their own headerMatt Roper2022-01-111-0/+1
* | drm/i915: Parameterize PWRCTX_MAXCNTMatt Roper2022-01-111-4/+4
|/
* drm/i915: split out intel_pcode.[ch] to separate fileJani Nikula2021-10-141-1/+1
* drm/i915/guc/rc: Setup and enable GuCRC featureVinay Belgaumkar2021-08-031-15/+32
* drm/i915/gt: remove GRAPHICS_VER == 10Lucas De Marchi2021-07-291-1/+1
* drm/i915/gt: replace IS_GEN and friends with GRAPHICS_VERLucas De Marchi2021-06-051-8/+8
* drm/i915/gt: Remove a bonus newlineChris Wilson2021-03-241-1/+0
* drm/i915/gt: SPDX cleanupChris Wilson2021-03-241-2/+1
* Merge drm/drm-next into drm-intel-nextJani Nikula2021-03-111-1/+1
|\
| * drm/i915/gt: Prune inlinesChris Wilson2021-01-141-1/+1
| * drm/i915/tgl: Fix Media power gate sequence.Rodrigo Vivi2020-11-111-5/+17
* | drm/i915/gt: Remove references to struct drm_device.pdevThomas Zimmermann2021-02-021-2/+2
* | drm/i915/tgl: Fix Media power gate sequence.Rodrigo Vivi2020-11-161-5/+17
|/
* drm/i915: Remove cnl pre-prod workaroundsVille Syrjälä2020-05-041-7/+1
* drm/i915/gt: prefer struct drm_device based loggingJani Nikula2020-04-081-2/+2
* drm/i915/gt: Select the deepest available parking mode for rc6Chris Wilson2020-03-241-1/+9
* drm/i915/rc6: convert to struct drm_device based logging macros.Wambui Karuga2020-03-191-15/+20
* drm/i915: properly sanity check batch_start_offsetMatthew Auld2020-03-061-4/+4
* drm/i915/vgpu: improve vgpu abstractionsJani Nikula2020-03-031-0/+1
* drm/i915/display: Be explicit in handling the preallocated vmaChris Wilson2020-02-051-1/+0
* drm/i915/gt: Fix rc6 on IvybridgeChris Wilson2020-02-041-4/+1
* drm/i915/gt: Make WARN* drm specific where drm_priv ptr is availablePankaj Bharadiya2020-01-221-1/+1
* drm/i915/gt: Clear rc6 residency trackers across suspendChris Wilson2020-01-141-0/+2
* drm/i915/gt: Only ignore rc6 parking for PCU on byt/bswChris Wilson2019-12-121-1/+2
* drm/i915/gt: Disable manual rc6 for Braswell/BaytrailChris Wilson2019-12-111-0/+3
* drm/i915/gt: Simplify rc6 w/a applicationChris Wilson2019-12-021-53/+6
* drm/i915/gt: Use soft-rc6 for w/a protectionChris Wilson2019-12-021-6/+13
* drm/i915/gt: Manual rc6 entry upon parkingChris Wilson2019-11-271-15/+38
* drm/i915/selftests: Exercise rc6 w/a handlingChris Wilson2019-11-191-0/+4
* drm/i915/gt: Mention which device failedChris Wilson2019-11-151-1/+2
* Merge drm/drm-next into drm-intel-next-queuedJani Nikula2019-11-151-0/+65
|\
| * drm/i915/gen8+: Add RC6 CTX corruption WAImre Deak2019-11-141-0/+65
| * drm/i915: Defer rc6 shutdown to suspend_lateChris Wilson2019-11-051-0/+5
* | drm/i915: Restore GT coarse power gating workaroundImre Deak2019-11-141-2/+7
* | drm/i915/icl: Refine PG_HYSTERESISChris Wilson2019-11-111-8/+5
* | drm/i915: Defer rc6 shutdown to suspend_lateChris Wilson2019-11-011-0/+5
|/
* drm/i915/gt: Convert the leftover for_each_engine(gt)Chris Wilson2019-10-181-6/+6
* drm/i915/stolen: make the object creation interface consistentCQ Tang2019-10-041-4/+4