summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_reg.h
Commit message (Expand)AuthorAgeFilesLines
* drm/i915/dsc: Fix PPS register definition macros for 2nd VDSC engineManasi Navare2018-09-031-2/+2
* drm/i915: set DP Main Stream Attribute for color range on DDI platformsJani Nikula2018-08-151-0/+1
* Revert "drm/i915/icl: WaEnableFloatBlendOptimization"Mika Kuoppala2018-08-061-3/+0
* i915/dp/dsc: Add Rate Control Range Parameter RegistersAnusha Srivatsa2018-07-181-0/+104
* i915/dp/dsc: Add Rate Control Buffer Threshold RegistersAnusha Srivatsa2018-07-181-0/+51
* i915/dp/dsc: Add DSC PPS register definitionsAnusha Srivatsa2018-07-181-0/+255
* drm/i915/icl: Add VIDEO_DIP registersAnusha Srivatsa2018-07-181-0/+23
* drm/i915/gmbus: Enable burst readRamalingam C2018-07-121-0/+1
* drm/i915/gmbus: Increase the Bytes per Rd/Wr OpRamalingam C2018-07-121-0/+1
* drm/i915: use the ICL stolen memoryPaulo Zanoni2018-07-101-0/+1
* drm/i915/icl: Define AUX lane registers for Port A/BMadhav Chauhan2018-07-061-0/+23
* drm/i915/icl: Define PORT_CL_DW_10 registerMadhav Chauhan2018-07-061-0/+20
* drm/i915/icl: Define DSI mode ctl registerMadhav Chauhan2018-07-061-0/+8
* drm/i915/icl: Program DSI Escape clock DividerMadhav Chauhan2018-07-061-0/+1
* drm/i915/icl: Define register for DSI PLLMadhav Chauhan2018-07-051-0/+15
* drm/i915: Fix pre-ILK error interrupt ackVille Syrjälä2018-07-041-1/+0
* drm/i915/psr: Add psr1 live statusVathsala Nagaraju2018-07-021-0/+1
* drm/i915: abstract and document register picking macrosJani Nikula2018-07-021-6/+22
* drm/i915/icp: Add Interrupt SupportAnusha Srivatsa2018-06-271-1/+40
* drm/i915/icl: Add power well supportImre Deak2018-06-271-9/+69
* drm/i915/psr: Enable CRC check in the static frame on the sink sideJosé Roberto de Souza2018-06-261-0/+1
* drm/i915: Enable hw workaround to bypass alphaVandita Kulkarni2018-06-211-0/+8
* drm/i915/icl: Do read-modify-write as needed during MG PLL programmingImre Deak2018-06-211-0/+13
* drm/i915/icl: Handle hotplug interrupts for DP over TBTDhinakaran Pandiyan2018-06-181-1/+10
* drm/i915/icl: Support for TC North Display interruptsDhinakaran Pandiyan2018-06-181-0/+20
* drm/i915/icl: GSE interrupt moves from DE_MISC to GU_MISCDhinakaran Pandiyan2018-06-181-0/+7
* drm/i915/i915_reg.h: fix the checkpatch MACRO_ARG_PRECEDENCE issuesPaulo Zanoni2018-06-181-21/+21
* drm/i915/i915_reg.h: fix the checkpatch SPACE_BEFORE_TAB issuesPaulo Zanoni2018-06-181-7/+7
* drm/i915/i915_reg.h: fix the checkpatch SPACING issuesPaulo Zanoni2018-06-181-1592/+1592
* drm/i915/execlists: Pull the w/a LRI emission into a helperChris Wilson2018-06-181-1/+2
* drm/i915: Enable provoking vertex fix on Gen9 systems.Kenneth Graunke2018-06-181-0/+5
* drm/i915/dp: Add support for HBR3 and TPS4 during link trainingManasi Navare2018-06-141-0/+1
* drm/i915/icl: start adding the TBT pllPaulo Zanoni2018-06-141-0/+6
* drm/i915/icl: DP_AUX_E is valid on ICL+James Ausmus2018-06-121-0/+8
* drm/i915/icl: fix gmbus gpio pin mappingMahesh Kumar2018-06-121-0/+4
* drm/i915: Add WaKBLVECSSemaphoreWaitPollMika Kuoppala2018-06-081-0/+1
* drm/i915/icl: Get DDI clock for ICL based on PLLs.Manasi Navare2018-06-011-0/+3
* drm/i915/icl: Add register definition for DFLEXDPMLEManasi Navare2018-06-011-0/+5
* drm/i915: Configure SKL+ scaler initial phase correctlyVille Syrjälä2018-06-011-0/+4
* drm/i915: Clean up cursor definesVille Syrjälä2018-06-011-11/+11
* drm/i915: Have plane->get_hw_state() return the current pipeVille Syrjälä2018-06-011-0/+2
* drm/i915/icl: Wa_1406463099Oscar Mateo2018-05-291-2/+3
* drm/i915/icl: WaEnableFloatBlendOptimizationOscar Mateo2018-05-291-0/+3
* drm/i915/icl: Wa_2006665173Oscar Mateo2018-05-291-7/+11
* drm/i915/icl: WaEnableStateCacheRedirectToCSOscar Mateo2018-05-291-0/+1
* drm/i915/icl: WaDisableImprovedTdlClkGatingOscar Mateo2018-05-291-2/+3
* drm/i915/psr: vbt change for psrVathsala Nagaraju2018-05-241-4/+4
* drm/i915: Implement WaProgramMgsrForL3BankSpecificMmioReadsYunwei Zhang2018-05-241-0/+4
* drm/i915: Clean up DP pipe select bitsVille Syrjälä2018-05-231-15/+9
* drm/i915: Parametrize TRANS_DP_PORT_SELVille Syrjälä2018-05-231-5/+3
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-01 00:16:42 +0000