summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_reg.h
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: pch_irq_handler -> {ibx, cpt}_irq_handlerAdam Jackson2012-06-061-3/+32
* drm/i915: fix up ivb plane 3 pageflipsDaniel Vetter2012-06-051-0/+8
* drm/i915: implement hsw_write_infoframePaulo Zanoni2012-05-201-0/+4
* drm/i915: add new Haswell DIP controls registersEugeni Dodonov2012-05-191-0/+36
* drm/i915: set the DIP port on ibx_write_infoframePaulo Zanoni2012-05-081-0/+1
* drm/i915: mask the video DIP frequency when changing itPaulo Zanoni2012-05-081-0/+1
* drm/i915: mask the video DIP port selectPaulo Zanoni2012-05-081-0/+1
* drm/i915: DSL_LINEMASK is 12 bits only on gen2Paulo Zanoni2012-05-081-1/+2
* drm/i915: Support pageflipping interrupts for all 3-pipes on IVBChris Wilson2012-05-061-2/+5
* drm/i915: also reset the media engine on gen4/5Daniel Vetter2012-05-051-0/+1
* drm/i915: use the new masked bit macro some moreDaniel Vetter2012-05-031-2/+0
* drm/i915: create macros to handle masked bitsDaniel Vetter2012-05-031-5/+3
* drm/i915: manage PCH PLLs separately from pipesJesse Barnes2012-05-031-3/+3
* drm/i915: [GEN7] Use HW scheduler for fixed function shadersBen Widawsky2012-04-181-0/+15
* drm/i915: Replace open coded MI_BATCH_GTTChris Wilson2012-04-181-0/+1
* drm/i915: Mask reserved bits in display/sprite address registersArmin Reese2012-04-171-0/+7
* drm/i915: add WRPLL divider programming bitsEugeni Dodonov2012-04-171-0/+4
* drm/i915: add definition of LPT FDI port width registersEugeni Dodonov2012-04-171-0/+3
* drm/i915: set stc evict disable lra evict w/aDaniel Vetter2012-04-171-0/+1
* drm/i915: implement w/a for incorrect guarband clippingDaniel Vetter2012-04-171-0/+1
* drm/i915: properly set ppgtt cacheability on snbDaniel Vetter2012-04-171-0/+4
* drm/i915: set w/a bit for snb pagefaultsDaniel Vetter2012-04-171-0/+3
* drm/i915: implement a media hang w/aDaniel Vetter2012-04-171-0/+1
* Merge tag 'v3.4-rc3' into drm-intel-next-queuedDaniel Vetter2012-04-171-0/+3
|\
| * drm/i915: implement ColorBlt w/aDaniel Vetter2012-04-111-0/+3
* | drm/i915: add rc6 residency times to debugfsBen Widawsky2012-04-121-0/+5
* | Merge branch 'drm-intel-next' of git://people.freedesktop.org/~danvet/drm-int...Dave Airlie2012-04-121-11/+363
|\ \ | |/ |/|
| * drm/i915: dump the DMA fetch addr register on pre-gen6Daniel Vetter2012-04-091-0/+1
| * drm/i915: ring irq cleanupsBen Widawsky2012-04-091-4/+8
| * drm/i915: add SFUSE_STRAP registers for digital port detectionEugeni Dodonov2012-04-091-0/+7
| * drm/i915: add WM_LINETIME registersEugeni Dodonov2012-04-091-0/+10
| * drm/i915: add WRPLL clocksEugeni Dodonov2012-04-091-0/+8
| * drm/i915: add LCPLL control registersEugeni Dodonov2012-04-091-0/+7
| * drm/i915: add SSC offsets for SBI accessEugeni Dodonov2012-04-091-0/+15
| * drm/i915: add port clock selection support for HSWEugeni Dodonov2012-04-091-0/+23
| * drm/i915: add S PLL controlEugeni Dodonov2012-04-091-0/+8
| * drm/i915: add PIXCLK_GATE registerEugeni Dodonov2012-04-091-0/+6
| * drm/i915: add SBI registersEugeni Dodonov2012-04-091-0/+12
| * drm/i915: add definition of DDI buffer translations regsEugeni Dodonov2012-04-091-0/+7
| * drm/i915: add definitions for DDI_BUF_CTL registersEugeni Dodonov2012-04-091-0/+23
| * drm/i915: add DP_TP_STATUS registersEugeni Dodonov2012-04-091-0/+8
| * drm/i915: add DP_TP_CTL registersEugeni Dodonov2012-04-091-0/+16
| * drm/i915: add DDI registersEugeni Dodonov2012-04-091-0/+26
| * drm/i915: add enumeration for DDI portsEugeni Dodonov2012-04-091-0/+2
| * drm/i915: add support for power wellsEugeni Dodonov2012-04-091-0/+13
| * drm/i915: ValleyView IRQ supportJesse Barnes2012-03-291-1/+6
| * drm/i915: interrupt bit definitions for VLVJesse Barnes2012-03-291-0/+41
| * drm/i915: add ValleyView specific force wake get/put functionsJesse Barnes2012-03-291-0/+2
| * drm/i915: Enable HDMI on ValleyViewShobhit Kumar2012-03-291-0/+16
| * drm/i915: program drain latency regs on ValleyViewGajanan Bhat2012-03-281-0/+16
generated by cgit v1.2.3 (git 2.25.1) at 2025-03-13 21:49:02 +0000