summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/sun4i/sun8i_hdmi_phy.c
Commit message (Expand)AuthorAgeFilesLines
* drm: Explicitly include correct DT includesRob Herring2023-07-211-1/+2
* drm/sun4i: sun8i-hdmi-phy: Group PHY ops functions by generationSamuel Holland2022-06-161-35/+32
* drm/sun4i: sun8i-hdmi-phy: Separate A83T and H3 PHY opsSamuel Holland2022-06-161-43/+46
* drm/sun4i: sun8i-hdmi-phy: Support multiple custom PHY opsSamuel Holland2022-06-161-6/+6
* drm/sun4i: sun8i-hdmi-phy: Used device-managed clocks/resetsSamuel Holland2022-06-161-64/+26
* drm/sun4i: sun8i-hdmi-phy: Use devm_platform_ioremap_resourceSamuel Holland2022-06-161-8/+1
* drm/sun4i: sun8i-hdmi-phy: Use of_device_get_match_dataSamuel Holland2022-06-161-9/+2
* drm: bridge: dw_hdmi: add reset function for PHY GEN1Sandor Yu2022-04-191-1/+1
* drm/sun4i: dw-hdmi: Fix missing put_device() call in sun8i_hdmi_phy_getMiaoqian Lin2022-01-111-1/+3
* drm/sun4i: dw-hdmi: Fix HDMI PHY clock setupJernej Skrabec2021-10-061-44/+53
* drm/sun4i: dw-hdmi: Make HDMI PHY into a platform deviceSaravana Kannan2021-06-071-5/+36
* drm/sun4i: Fix H6 HDMI PHY configurationJernej Skrabec2021-02-101-17/+9
* drm/sun4i: Constify static structsRikard Falkeborn2020-08-181-1/+1
* drm: bridge: dw-hdmi: Pass drm_display_info to dw_hdmi_support_scdc()Laurent Pinchart2020-06-231-0/+1
* drm: bridge: dw-hdmi: Constify mode argument to dw_hdmi_phy_ops .init()Laurent Pinchart2020-06-231-1/+1
* drm/sun4i: Fix sun8i HDMI PHY configuration for > 148.5 MHzJernej Skrabec2019-05-161-1/+2
* drm/sun4i: Fix sun8i HDMI PHY clock initializationJernej Skrabec2019-05-161-12/+14
* drm/sun4i: Add support for H6 HDMI PHYJernej Skrabec2018-11-051-0/+137
* drm/sun4i: Add support for Synopsys HDMI PHYJernej Skrabec2018-11-051-2/+17
* drm/sun4i: dw-hdmi-phy: Reorder quirks by familyJernej Skrabec2018-11-051-11/+11
* drm/sun4i: Not all DW HDMI controllers has scrambled addressesJernej Skrabec2018-11-051-8/+15
* BackMerge v4.19-rc5 into drm-nextDave Airlie2018-09-271-1/+0
|\
| * drm: sun4i: drop second PLL from A64 HDMI PHYIcenowy Zheng2018-09-191-1/+0
* | drm/sun4i: add support for R40 HDMI PHYIcenowy Zheng2018-09-191-0/+12
|/
* drm/sun4i: Add support for A64 HDMI PHYJernej Skrabec2018-06-271-0/+12
* drm/sun4i: Add support for second clock parent to DW HDMI PHY clk driverJernej Skrabec2018-06-271-1/+2
* drm/sun4i: DW HDMI PHY: Add support for second PLLJernej Skrabec2018-06-271-5/+15
* drm/sun4i: Don't change clock bits in DW HDMI PHY driverJernej Skrabec2018-06-271-1/+11
* drm/sun4i: Enable DW HDMI PHY clockJernej Skrabec2018-06-271-1/+6
* drm/sun4i: Add support for H3 HDMI PHY variantJernej Skrabec2018-03-021-3/+261
* drm/sun4i: Move and expand DW HDMI PHY register macrosJernej Skrabec2018-03-021-17/+0
* drm/sun4i: Add support for variants to DW HDMI PHYJernej Skrabec2018-03-021-29/+60
* drm/sun4i: Fix polarity configuration for DW HDMI PHYJernej Skrabec2018-03-021-7/+8
* drm/sun4i: Implement A83T HDMI driverJernej Skrabec2018-02-161-0/+270
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-23 21:24:09 +0000