summaryrefslogtreecommitdiffstats
path: root/drivers/iommu
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'iommu-updates-v5.6' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds2020-02-0527-800/+1555
|\
| *-----. Merge branches 'iommu/fixes', 'arm/smmu', 'x86/amd', 'x86/vt-d' and 'core' in...Joerg Roedel2020-01-2427-800/+1555
| |\ \ \ \
| | | | | * iommu: virtio: Use generic_iommu_put_resv_regions()Thierry Reding2019-12-231-11/+3
| | | | | * iommu: intel: Use generic_iommu_put_resv_regions()Thierry Reding2019-12-231-10/+1
| | | | | * iommu: amd: Use generic_iommu_put_resv_regions()Thierry Reding2019-12-231-10/+1
| | | | | * iommu: arm: Use generic_iommu_put_resv_regions()Thierry Reding2019-12-232-20/+2
| | | | | * iommu: Implement generic_iommu_put_resv_regions()Thierry Reding2019-12-231-0/+19
| | | | | * iommu/iova: Silence warnings under memory pressureQian Cai2019-12-232-2/+3
| | | | | * iommu: Fix Kconfig indentationKrzysztof Kozlowski2019-12-231-3/+3
| | | | * | iommu/vt-d: Remove unnecessary WARN_ON_ONCE()Lu Baolu2020-01-241-1/+0
| | | | * | iommu/vt-d: Unnecessary to handle default identity domainLu Baolu2020-01-241-7/+2
| | | | * | iommu/vt-d: Allow devices with RMRRs to use identity domainLu Baolu2020-01-241-13/+2
| | | | * | iommu/vt-d: Add RMRR base and end addresses sanity checkBarret Rhoden2020-01-241-1/+12
| | | | * | iommu/vt-d: Mark firmware tainted if RMRR fails sanity checkBarret Rhoden2020-01-241-4/+8
| | | | * | iommu/vt-d: Don't reject Host Bridge due to scope mismatchjimyan2020-01-171-1/+1
| | | | * | iommu/vt-d: debugfs: Add support to show page table internalsLu Baolu2020-01-072-2/+77
| | | | * | iommu/vt-d: Use iova over first levelLu Baolu2020-01-071-4/+2
| | | | * | iommu/vt-d: Update first level super page capabilityLu Baolu2020-01-071-5/+12
| | | | * | iommu/vt-d: Make first level IOVA canonicalLu Baolu2020-01-071-2/+15
| | | | * | iommu/vt-d: Flush PASID-based iotlb for iova over first levelLu Baolu2020-01-072-15/+82
| | | | * | iommu/vt-d: Setup pasid entries for iova over first levelLu Baolu2020-01-071-5/+52
| | | | * | iommu/vt-d: Add PASID_FLAG_FL5LP for first-level pasid setupLu Baolu2020-01-073-7/+14
| | | | * | iommu/vt-d: Add set domain DOMAIN_ATTR_NESTING attrLu Baolu2020-01-071-0/+56
| | | | * | iommu/vt-d: Identify domains using first level page tableLu Baolu2020-01-071-0/+39
| | | | * | iommu/vt-d: Loose requirement for flush queue initializatonLu Baolu2020-01-071-8/+6
| | | | * | iommu/vt-d: Avoid iova flush queue in strict modeLu Baolu2020-01-071-9/+15
| | | | * | iommu/vt-d: trace: Extend map_sg trace eventLu Baolu2020-01-071-2/+5
| | | | * | iommu/vt-d: Misc macro clean up for SVMJacob Pan2020-01-071-40/+39
| | | | * | iommu/vt-d: Avoid sending invalid page responseJacob Pan2020-01-071-4/+3
| | | | * | iommu/vt-d: Replace Intel specific PASID allocator with IOASIDJacob Pan2020-01-074-56/+30
| | | | * | iommu/vt-d: Fix off-by-one in PASID allocationJacob Pan2020-01-071-1/+1
| | | | * | iommu/vt-d: Avoid duplicated code for PASID setupJacob Pan2020-01-071-30/+18
| | | | * | iommu/vt-d: Reject SVM bind for failed capability checkJacob Pan2020-01-071-0/+3
| | | | * | iommu/vt-d: Match CPU and IOMMU paging modeJacob Pan2020-01-071-2/+10
| | | | * | iommu/vt-d: Fix CPU and IOMMU SVM feature matching checksJacob Pan2020-01-072-21/+29
| | | | * | iommu/vt-d: Add Kconfig option to enable/disable scalable modeLu Baolu2020-01-072-1/+18
| | | | |/
| | | * | iommu/amd: Remove the unnecessary assignmentAdrian Huang2020-01-241-1/+0
| | | * | iommu/amd: Remove unused struct memberAdrian Huang2020-01-171-1/+0
| | | * | iommu/amd: Replace two consecutive readl calls with one readqAdrian Huang2020-01-171-5/+1
| | | * | iommu/amd: Fix typos for PPR macrosAdrian Huang2020-01-072-4/+4
| | | * | iommu/amd: Remove local variablesAdrian Huang2020-01-071-5/+1
| | | * | iommu/amd: Remove unused variableJoerg Roedel2019-12-231-2/+0
| | | * | iommu/amd: Only support x2APIC with IVHD type 11h/40hSuravee Suthikulpanit2019-12-232-3/+0
| | | * | iommu/amd: Check feature support bit before accessing MSI capability registersSuravee Suthikulpanit2019-12-232-5/+13
| | | * | iommu/amd: Treat per-device exclusion ranges as r/w unity-mapped regionsAdrian Huang2019-12-231-10/+10
| | | |/
| | * | iommu/arm-smmu-v3: Return -EBUSY when trying to re-add a deviceWill Deacon2020-01-151-21/+16
| | * | iommu/arm-smmu-v3: Improve add_device() error handlingJean-Philippe Brucker2020-01-151-7/+21
| | * | iommu/arm-smmu-v3: Use WRITE_ONCE() when changing validity of an STEWill Deacon2020-01-151-1/+2
| | * | iommu/arm-smmu-v3: Add second level of context descriptor tableJean-Philippe Brucker2020-01-151-8/+134
| | * | iommu/arm-smmu-v3: Prepare for handling arm_smmu_write_ctx_desc() failureJean-Philippe Brucker2020-01-151-4/+12
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-28 06:03:27 +0000