summaryrefslogtreecommitdiffstats
path: root/drivers/net/dsa/mv88e6xxx.h
Commit message (Expand)AuthorAgeFilesLines
* net: dsa: constify probed nameVivien Didelot2016-04-171-4/+4
* dsa: mv88e6xxx: Kill the REG_READ and REG_WRITE macrosAndrew Lunn2016-04-161-21/+0
* net: dsa: Keep the mii bus and address in the private structureAndrew Lunn2016-04-131-3/+11
* net: dsa: Have the switch driver allocate there own private memoryAndrew Lunn2016-04-131-0/+3
* net: dsa: make the VLAN add function return voidVivien Didelot2016-04-081-3/+3
* net: dsa: make the FDB add function return voidVivien Didelot2016-04-081-3/+3
* net: dsa: make the STP state function return voidVivien Didelot2016-04-081-1/+1
* net: dsa: mv88e6xxx: Clear the PDOWN bit on setupPatrick Uiterwijk2016-03-311-0/+8
* net: dsa: make port_bridge_leave return voidVivien Didelot2016-03-141-1/+1
* dsa: Rename mv88e6123_61_65 to mv88e6123 to be consistentAndrew Lunn2016-03-141-1/+1
* net: dsa: mv88e6xxx: rework port state setterVivien Didelot2016-03-101-1/+1
* net: dsa: mv88e6xxx: support VLAN filteringVivien Didelot2016-03-011-0/+2
* net: dsa: mv88e6xxx: assign default FDB to portsVivien Didelot2016-03-011-0/+2
* net: dsa: mv88e6xxx: assign dynamic FDB to VLANsVivien Didelot2016-03-011-0/+2
* net: dsa: mv88e6xxx: implement port_vlan_dumpVivien Didelot2016-02-251-3/+3
* net: dsa: pass bridge down to driversVivien Didelot2016-02-231-2/+4
* net: dsa: mv88e6xxx: add port private structureVivien Didelot2016-02-231-1/+6
* dsa: mv88e6xxx: Add Second back of statisticsAndrew Lunn2015-12-231-0/+8
* net: dsa: mv88e6xxx: isolate unbridged portsVivien Didelot2015-11-051-0/+2
* net: dsa: mv88e6xxx: disable SA learning for DSA and CPU portsAndrew Lunn2015-11-031-0/+5
* net: dsa: mv88e6xxx: lookup switch nameVivien Didelot2015-11-021-3/+10
* net: dsa: use switchdev obj for VLAN add/del opsVivien Didelot2015-11-011-4/+8
* net: dsa: mv88e6xxx: remove debugfs interfaceVivien Didelot2015-10-221-2/+0
* net: dsa: mv88e6xxx: remove port_fdb_getnextVivien Didelot2015-10-221-2/+0
* net: dsa: mv88e6xxx: implement port_fdb_dumpVivien Didelot2015-10-221-0/+3
* net: dsa: mv88e6xxx: fix hardware bridgingVivien Didelot2015-10-131-2/+0
* net: dsa: mv88e6xxx: do not support per-port FIDVivien Didelot2015-10-131-5/+0
* net: dsa: mv88e6xxx: bridges do not need an FIDVivien Didelot2015-10-131-1/+0
* net: dsa: use switchdev obj in port_fdb_delVivien Didelot2015-10-111-1/+1
* net: dsa: push prepare phase in port_fdb_addVivien Didelot2015-10-111-1/+2
* net: dsa: add port_fdb_prepareVivien Didelot2015-10-111-0/+3
* net: dsa: mv88e6xxx: remove link pollingRussell King2015-10-071-1/+0
* net: dsa: mv88e6xxx: rework ATU Flush operationVivien Didelot2015-09-151-4/+4
* dsa: mv88e6xxx: Set the RGMII delay based on phy interfaceAndrew Lunn2015-08-311-0/+2
* dsa: mv88e6xxx: Allow speed/duplex of port to be configuredAndrew Lunn2015-08-311-0/+2
* net: dsa: mv88e6xxx: use port 802.1Q mode SecureVivien Didelot2015-08-131-0/+5
* net: dsa: mv88e6xxx: add VLAN Load supportVivien Didelot2015-08-131-0/+9
* net: dsa: mv88e6xxx: add VLAN Purge supportVivien Didelot2015-08-131-0/+2
* net: dsa: mv88e6xxx: add VLAN Get Next supportVivien Didelot2015-08-131-0/+27
* net: dsa: mv88e6xxx: flush VTU and STU entriesVivien Didelot2015-08-131-0/+2
* net: dsa: mv88e6xxx: rework FDB add/del operationsVivien Didelot2015-08-111-0/+10
* net: dsa: change FDB routines prototypesVivien Didelot2015-08-111-1/+1
* net: dsa: mv88e6xxx: extend fid maskVivien Didelot2015-08-111-3/+5
* net: dsa: mv88e6xxx: define GLOBAL_ATU_FIDVivien Didelot2015-08-111-0/+1
* Revert "Merge branch 'mv88e6xxx-switchdev-fdb'"David S. Miller2015-08-111-22/+9
* net: dsa: mv88e6352: Use mnemonics for EEPROM registers and bitsAndrew Lunn2015-08-101-2/+6
* net: dsa: mv88e6xxx: rework FDB add/del operationsVivien Didelot2015-08-091-4/+4
* net: dsa: mv88e6xxx: rework FDB getnext operationVivien Didelot2015-08-091-2/+13
* net: dsa: mv88e6xxx: extend fid maskVivien Didelot2015-08-091-3/+5
* dsa: mv88e6352/mv88e6xxx: Move temperature sensor code to mv88e6xxx.cGuenter Roeck2015-07-271-2/+5
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-12 02:18:11 +0000