| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | net/mlx5: DR, Add support for matching tunnel GTP-U | Yevgeny Kliteynik | 2021-04-19 | 1 | -0/+41 |
| * | net/mlx5: DR, Set flex parser for TNL_MPLS dynamically | Yevgeny Kliteynik | 2021-04-19 | 1 | -5/+19 |
| * | net/mlx5: DR, Add support for matching on geneve TLV option | Yevgeny Kliteynik | 2021-04-19 | 1 | -0/+14 |
| * | net/mlx5: DR, Set STEv0 ICMP flex parser dynamically | Yevgeny Kliteynik | 2021-04-19 | 1 | -6/+6 |
| * | net/mlx5: DR, Add support for dynamic flex parser | Yevgeny Kliteynik | 2021-04-19 | 1 | -0/+54 |
| * | net/mlx5: DR, Avoid unnecessary csum recalculation on supporting devices | Yevgeny Kliteynik | 2021-02-01 | 1 | -0/+5 |
| * | net/mlx5: DR, Copy all 64B whenever replacing STE in the head of miss-list | Yevgeny Kliteynik | 2021-01-29 | 1 | -4/+15 |
| * | net/mlx5: DR, Use HW specific logic API when writing STE | Yevgeny Kliteynik | 2021-01-29 | 1 | -0/+7 |
| * | net/mlx5: DR, Use the right size when writing partial STE into HW | Yevgeny Kliteynik | 2021-01-29 | 1 | -1/+1 |
| * | net/mlx5: DR, Add HW STEv1 match logic | Yevgeny Kliteynik | 2021-01-29 | 1 | -1/+1 |
| * | net/mlx5: DR, Move STEv0 modify header logic | Yevgeny Kliteynik | 2021-01-05 | 1 | -0/+64 |
| * | net/mlx5: DR, Move STEv0 action apply logic | Yevgeny Kliteynik | 2021-01-05 | 1 | -234/+6 |
| * | net/mlx5: DR, Move STEv0 setters and getters | Yevgeny Kliteynik | 2021-01-05 | 1 | -78/+69 |
| * | net/mlx5: DR, Move action apply logic to dr_ste | Yevgeny Kliteynik | 2021-01-05 | 1 | -46/+190 |
| * | net/mlx5: DR, Move STEv0 look up types from mlx5_ifc_dr header | Yevgeny Kliteynik | 2021-01-05 | 1 | -3/+3 |
| * | net/mlx5: DR, Remove unused macro definition from dr_ste | Yevgeny Kliteynik | 2021-01-05 | 1 | -2/+0 |
| * | net/mlx5: DR, Move HW STEv0 match logic to a separate file | Yevgeny Kliteynik | 2021-01-05 | 1 | -1279/+0 |
| * | net/mlx5: DR, Use the new HW specific STE infrastructure | Yevgeny Kliteynik | 2021-01-05 | 1 | -265/+501 |
| * | net/mlx5: DR, Move macros from dr_ste.c to header | Yevgeny Kliteynik | 2021-01-05 | 1 | -74/+0 |
| * | net/mlx5: DR, Add infrastructure for supporting several steering formats | Yevgeny Kliteynik | 2021-01-05 | 1 | -1/+1 |
| * | net/mlx5: DR, Rename builders HW specific names | Yevgeny Kliteynik | 2020-11-05 | 1 | -21/+21 |
| * | net/mlx5: DR, Call ste_builder directly with tag pointer | Yevgeny Kliteynik | 2020-09-30 | 1 | -67/+32 |
| * | net/mlx5: DR, Remove unneeded vlan check from L2 builder | Yevgeny Kliteynik | 2020-09-30 | 1 | -19/+6 |
| * | net/mlx5: DR, Remove unneeded check from source port builder | Yevgeny Kliteynik | 2020-09-30 | 1 | -25/+15 |
| * | net/mlx5: DR, Replace the check for valid STE entry | Yevgeny Kliteynik | 2020-09-30 | 1 | -19/+0 |
| * | net/mlx5: DR: Fix incorrect type in return expression | Saeed Mahameed | 2020-05-29 | 1 | -1/+1 |
| * | net/mlx5: DR: Fix cast to restricted __be32 | Saeed Mahameed | 2020-05-29 | 1 | -1/+1 |
| * | net/mlx5: Cleanup mlx5_ifc_fte_match_set_misc2_bits | Raed Salem | 2020-05-18 | 1 | -1/+0 |
| * | net/mlx5: DR, Improve log messages | Erez Shitrit | 2020-02-27 | 1 | -1/+1 |
| * | net/mlx5: DR, Fix matching on vport gvmi | Hamdan Igbaria | 2020-02-18 | 1 | -1/+4 |
| * | net/mlx5: DR, No need for atomic refcount for internal SW steering resources | Yevgeny Kliteynik | 2020-01-06 | 1 | -5/+5 |
| * | Merge tag 'mlx5-updates-2019-11-22' of git://git.kernel.org/pub/scm/linux/ker... | Jakub Kicinski | 2019-11-23 | 1 | -42/+84 |
| |\ |
|
| | * | net/mlx5: DR, Add support for Geneve packets SW steering | Yevgeny Kliteynik | 2019-11-22 | 1 | -0/+53 |
| | * | net/mlx5: DR, Refactor VXLAN GPE flex parser tunnel code for SW steering | Yevgeny Kliteynik | 2019-11-22 | 1 | -42/+31 |
| * | | Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/net | Jakub Kicinski | 2019-11-22 | 1 | -21/+1 |
| |\ \
| |/
|/| |
|
| | * | net/mlx5: DR, Limit STE hash table enlarge based on bytemask | Alex Vesker | 2019-11-20 | 1 | -20/+0 |
| | * | net/mlx5: DR, Skip rehash for tables with byte mask zero | Alex Vesker | 2019-11-20 | 1 | -1/+1 |
| * | | net/mlx5: DR, Replace CRC32 implementation to use kernel lib | Hamdan Igbaria | 2019-11-01 | 1 | -1/+9 |
| |/ |
|
| * | net/mlx5: DR, Allow matching on vport based on vhca_id | Alaa Hleihel | 2019-09-24 | 1 | -4/+32 |
| * | net/mlx5: DR, Fix getting incorrect prev node in ste_free | Alex Vesker | 2019-09-24 | 1 | -9/+5 |
| * | net/mlx5: DR, Add Steering entry (STE) utilities | Alex Vesker | 2019-09-03 | 1 | -0/+2308 |
