| Commit message (Expand) | Author | Age | Files | Lines |
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500 | Thomas Gleixner | 2019-06-19 | 19 | -87/+19 |
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 233 | Thomas Gleixner | 2019-06-19 | 1 | -4/+1 |
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 445 | Thomas Gleixner | 2019-06-05 | 1 | -9/+1 |
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 422 | Thomas Gleixner | 2019-06-05 | 2 | -8/+2 |
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 282 | Thomas Gleixner | 2019-06-05 | 27 | -243/+27 |
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 201 | Thomas Gleixner | 2019-05-30 | 2 | -24/+2 |
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 194 | Thomas Gleixner | 2019-05-30 | 1 | -1/+1 |
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174 | Thomas Gleixner | 2019-05-30 | 6 | -54/+6 |
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 157 | Thomas Gleixner | 2019-05-30 | 12 | -120/+12 |
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152 | Thomas Gleixner | 2019-05-30 | 11 | -55/+11 |
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 13 | Thomas Gleixner | 2019-05-21 | 3 | -39/+3 |
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 4 | Thomas Gleixner | 2019-05-21 | 1 | -2/+1 |
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 1 | Thomas Gleixner | 2019-05-21 | 2 | -30/+2 |
* | Merge tag 'armsoc-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc | Linus Torvalds | 2019-05-16 | 1 | -8/+18 |
|\ |
|
| * | Merge tag 'amlogic-dt64-2' of https://git.kernel.org/pub/scm/linux/kernel/git... | Olof Johansson | 2019-04-28 | 4 | -21/+12 |
| |\ |
|
| * | | include: dt-binding: clock: Rename zynqmp header file | Jolly Shah | 2019-03-18 | 1 | -8/+18 |
| | | | |
| \ \ | |
| \ \ | |
| \ \ | |
*---. \ \ | Merge branches 'clk-stm32f4', 'clk-tegra', 'clk-at91', 'clk-sifive-fu540' and... | Stephen Boyd | 2019-05-07 | 1 | -2/+5 |
|\ \ \ \ \
| | | |/ /
| | |/| | |
|
| * / | | | clk: stm32: Introduce clocks of STM32F769 board | Gabriel Fernandez | 2019-04-25 | 1 | -2/+5 |
| |/ / / |
|
| | | | | |
| \ \ \ | |
*-. \ \ \ | Merge branches 'clk-hisi', 'clk-lochnagar', 'clk-allwinner', 'clk-rockchip' a... | Stephen Boyd | 2019-05-07 | 1 | -1/+1 |
|\ \ \ \ \
| | |/ / /
| |/| | | |
|
| | * | | | clk: sunxi-ng: sun5i: Export the MBUS clock | Maxime Ripard | 2019-04-10 | 1 | -1/+1 |
| |/ / / |
|
| | | | | |
| \ \ \ | |
| \ \ \ | |
| \ \ \ | |
*---. \ \ \ | Merge branches 'clk-sa', 'clk-aspeed', 'clk-samsung', 'clk-ingenic' and 'clk-... | Stephen Boyd | 2019-05-07 | 2 | -1/+3 |
|\ \ \ \ \ \
| | |_|/ / /
| |/| | | | |
|
| | | * | | | dt-bindings: clock: jz4725b-cgu: Add UDC PHY clock | Paul Cercueil | 2019-04-11 | 1 | -0/+1 |
| | |/ / /
| |/| | | |
|
| | * | | | clk: samsung: dt-bindings: Add ADC clock ID to Exynos5410 | Krzysztof Kozlowski | 2019-03-22 | 1 | -0/+1 |
| | * | | | clk: samsung: dt-bindings: Put CLK_UART3 in order | Krzysztof Kozlowski | 2019-03-22 | 1 | -1/+1 |
| |/ / / |
|
| | | | | |
| \ \ \ | |
| \ \ \ | |
| \ \ \ | |
| \ \ \ | |
| \ \ \ | |
*-----. | | | | Merge branches 'clk-doc', 'clk-more-critical', 'clk-meson' and 'clk-basic-be'... | Stephen Boyd | 2019-05-07 | 4 | -21/+22 |
|\ \ \ \| | | |
|
| | | * | | | | dt-bindings: clk: axg-audio: add g12a support | Jerome Brunet | 2019-04-08 | 1 | -0/+10 |
| | | | |_|/
| | | |/| | |
|
| | | * | | | dt-bindings: clock: meson8b: export the video decoder clocks | Martin Blumenstingl | 2019-04-01 | 1 | -0/+4 |
| | | * | | | dt-bindings: clock: meson8b: export the VPU clock | Martin Blumenstingl | 2019-04-01 | 1 | -0/+1 |
| | | * | | | dt-bindings: clock: g12a-aoclk: expose CLKID_AO_CTS_OSCIN | Neil Armstrong | 2019-04-01 | 1 | -0/+1 |
| | | * | | | dt-bindings: clock: meson8b: drop the "ABP" clock definition | Martin Blumenstingl | 2019-04-01 | 1 | -1/+0 |
| | | * | | | dt-bindings: clk: g12a-clkc: add VDEC clock IDs | Maxime Jourdan | 2019-04-01 | 1 | -0/+3 |
| | | * | | | dt-bindings: clock: axg-audio: unexpose controller inputs | Jerome Brunet | 2019-04-01 | 1 | -20/+0 |
| | | * | | | dt-bindings: clk: g12a-clkc: add PCIE PLL clock ID | Neil Armstrong | 2019-03-19 | 1 | -0/+1 |
| | | * | | | clk: g12a-aoclk: re-export CLKID_AO_SAR_ADC_SEL clock id | Neil Armstrong | 2019-03-19 | 1 | -0/+1 |
| | | * | | | clk: meson-g12a: add cpu clock bindings | Neil Armstrong | 2019-03-19 | 1 | -0/+1 |
| | | |/ / |
|
| | | | | | |
| \ \ \ \ | |
| \ \ \ \ | |
| \ \ \ \ | |
| \ \ \ \ | |
| \ \ \ \ | |
*-----. \ \ \ \ | Merge branches 'clk-renesas', 'clk-qcom', 'clk-mtk', 'clk-milbeaut' and 'clk-... | Stephen Boyd | 2019-05-07 | 5 | -1/+653 |
|\ \ \ \ \ \ \ \
| | |_|_|_|_|/ /
| |/| | | | | /
| |_|_|_|_|_|/
|/| | | | | | |
|
| | | | * | | | dt-bindings: clock: imx7ulp: remove SNVS clock | Anson Huang | 2019-03-20 | 1 | -1/+0 |
| | |_|/ / /
| |/| | | | |
|
| | | * | | | dt-bindings: mediatek: apmixedsys: add support for MT8516 | Fabien Parent | 2019-04-25 | 1 | -0/+10 |
| | | * | | | dt-bindings: mediatek: infracfg: add support for MT8516 | Fabien Parent | 2019-04-25 | 1 | -0/+9 |
| | | * | | | dt-bindings: mediatek: topckgen: add support for MT8516 | Fabien Parent | 2019-04-25 | 1 | -0/+192 |
| | | * | | | clk: mediatek: Add dt-bindings for MT8183 clocks | Weiyi Lu | 2019-04-11 | 1 | -0/+422 |
| | |/ / /
| |/| | | |
|
| | * | | | dt-bindings: clock: Introduce Qualcomm Turing Clock controller | Bjorn Andersson | 2019-04-11 | 1 | -0/+15 |
| | * | | | clk: qcom: gcc-qcs404: Add CDSP related clocks and resets | Bjorn Andersson | 2019-04-11 | 1 | -0/+5 |
| |/ / / |
|
* / / / | dt-bindings: clock: sifive: add FU540-C000 PRCI clock constants | Paul Walmsley | 2019-04-09 | 1 | -0/+18 |
|/ / / |
|
* | | | Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl... | Linus Torvalds | 2019-03-14 | 18 | -111/+644 |
|\ \ \ |
|
| * | | | dt-bindings: clock: imx8mq: Fix numbering overlaps and gaps | Abel Vesa | 2019-03-12 | 1 | -110/+110 |
| | | | | |
| | \ \ | |
| *-. \ \ | Merge branches 'clk-typo', 'clk-json-schema', 'clk-mtk-2712-eco' and 'clk-roc... | Stephen Boyd | 2019-03-08 | 1 | -1/+2 |
| |\ \ \ \
| | | |/ /
| | |/| | |
|
| | | * | | dt-bindings: clock: add clock for MT2712 | Weiyi Lu | 2019-02-05 | 1 | -1/+2 |
| | |/ / |
|
| | | | | |
| | \ \ | |
| *-. \ \ | Merge branches 'clk-ingenic', 'clk-mtk-mux', 'clk-qcom-sdm845-pcie', 'clk-mtk... | Stephen Boyd | 2019-03-08 | 1 | -1/+2 |
| |\ \ \ \
| | | |/ /
| | |/| | |
|
| | | * | | clk: mediatek: correct cpu clock name for MT8173 SoC | Seiya Wang | 2019-02-26 | 1 | -1/+2 |
| | |/ / |
|