summaryrefslogtreecommitdiffstats
path: root/tools/perf/pmu-events/arch/x86/nehalemep/virtual-memory.json
blob: e88c0802e6790faad3229bfdaa0a75cb26012daa (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
[
    {
        "BriefDescription": "DTLB load misses",
        "Counter": "0,1,2,3",
        "EventCode": "0x8",
        "EventName": "DTLB_LOAD_MISSES.ANY",
        "SampleAfterValue": "200000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "DTLB load miss caused by low part of address",
        "Counter": "0,1,2,3",
        "EventCode": "0x8",
        "EventName": "DTLB_LOAD_MISSES.PDE_MISS",
        "SampleAfterValue": "200000",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "DTLB second level hit",
        "Counter": "0,1,2,3",
        "EventCode": "0x8",
        "EventName": "DTLB_LOAD_MISSES.STLB_HIT",
        "SampleAfterValue": "2000000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "DTLB load miss page walks complete",
        "Counter": "0,1,2,3",
        "EventCode": "0x8",
        "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
        "SampleAfterValue": "200000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "DTLB misses",
        "Counter": "0,1,2,3",
        "EventCode": "0x49",
        "EventName": "DTLB_MISSES.ANY",
        "SampleAfterValue": "200000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "DTLB first level misses but second level hit",
        "Counter": "0,1,2,3",
        "EventCode": "0x49",
        "EventName": "DTLB_MISSES.STLB_HIT",
        "SampleAfterValue": "200000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "DTLB miss page walks",
        "Counter": "0,1,2,3",
        "EventCode": "0x49",
        "EventName": "DTLB_MISSES.WALK_COMPLETED",
        "SampleAfterValue": "200000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "ITLB flushes",
        "Counter": "0,1,2,3",
        "EventCode": "0xAE",
        "EventName": "ITLB_FLUSH",
        "SampleAfterValue": "2000000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "ITLB miss",
        "Counter": "0,1,2,3",
        "EventCode": "0x85",
        "EventName": "ITLB_MISSES.ANY",
        "SampleAfterValue": "200000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "ITLB miss page walks",
        "Counter": "0,1,2,3",
        "EventCode": "0x85",
        "EventName": "ITLB_MISSES.WALK_COMPLETED",
        "SampleAfterValue": "200000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Retired instructions that missed the ITLB (Precise Event)",
        "Counter": "0,1,2,3",
        "EventCode": "0xC8",
        "EventName": "ITLB_MISS_RETIRED",
        "PEBS": "1",
        "SampleAfterValue": "200000",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "Retired loads that miss the DTLB (Precise Event)",
        "Counter": "0,1,2,3",
        "EventCode": "0xCB",
        "EventName": "MEM_LOAD_RETIRED.DTLB_MISS",
        "PEBS": "1",
        "SampleAfterValue": "200000",
        "UMask": "0x80"
    },
    {
        "BriefDescription": "Retired stores that miss the DTLB (Precise Event)",
        "Counter": "0,1,2,3",
        "EventCode": "0xC",
        "EventName": "MEM_STORE_RETIRED.DTLB_MISS",
        "PEBS": "1",
        "SampleAfterValue": "200000",
        "UMask": "0x1"
    }
]